8(+compulab,omap3-cm-t3517ti,am3517ti,omap3 +7CompuLab CM-T3517chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/ocp@68000000/serial@4809e000{/ocp@68000000/can@5c050000cpus+cpu@0arm,cortex-a8cpucpupmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2iva disableddsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+:uart3-pinsWnpkmmc1-pins0Wkgreen-led-pinsWkdss-dpi-common-pinsWkdss-dpi-cm-t35x-pins0Wkads7846-pinsWkmcspi1-pins Wki2c1-pinsWkmcbsp2-pins W khsusb1-phy-reset-pinsWHkhsusb2-phy-reset-pinsWJkotg-drv-vbus-pinsWkmmc2-pins0W(*,.02kwl12xx-core-pinsWFkusb-hub-pinsWTscm_conf@270sysconsimple-busp0+ p0kpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapspbias_mmc_omap2430zpbias_mmc_omap2430w@-kclocks+clock@68 ti,clkselhclock-mcbsp5-mux-fckti,composite-mux-clockmcbsp5_mux_fckk clock-mcbsp3-mux-fckti,composite-mux-clockmcbsp3_mux_fckkclock-mcbsp4-mux-fckti,composite-mux-clockmcbsp4_mux_fckkmcbsp5_fckti,composite-clock kclock@4 ti,clkselclock-mcbsp1-mux-fckti,composite-mux-clockmcbsp1_mux_fckk clock-mcbsp2-mux-fckti,composite-mux-clockmcbsp2_mux_fckk mcbsp1_fckti,composite-clock kmcbsp2_fckti,composite-clock kmcbsp3_fckti,composite-clockkmcbsp4_fckti,composite-clockkemac_ick@32cti,am35xx-gate-clock,kxemac_fck@32cti,gate-clock, kvpfe_ick@32cti,am35xx-gate-clock,kyvpfe_fck@32cti,gate-clock, hsotgusb_ick_am35xx@32cti,am35xx-gate-clock,kzhsotgusb_fck_am35xx@32cti,gate-clock,k{hecc_ck@32cti,am35xx-gate-clock,k|clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+:wl12xx-wkup-pinsWkprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockYkosc_sys_ck@d40 ti,mux-clock @ksys_ck@1270ti,divider-clockpksys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock#dpll3_m2x2_ckfixed-factor-clock#k dpll4_x2_ckfixed-factor-clock#corex2_fckfixed-factor-clock #k!wkup_l4_ickfixed-factor-clock#kVcorex2_d3_fckfixed-factor-clock!#krcorex2_d5_fckfixed-factor-clock!#ksclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockkFvirt_12m_ck fixed-clockkvirt_13m_ck fixed-clock]@kvirt_19200000_ck fixed-clock$kvirt_26000000_ck fixed-clockkvirt_38_4m_ck fixed-clockIkdpll4_ck@d00ti,omap3-dpll-per-clock D 0kdpll4_m2_ck@d48ti,divider-clock? Hk"dpll4_m2x2_mul_ckfixed-factor-clock"#k#dpll4_m2x2_ck@d00ti,gate-clock# -k$omap_96m_alwon_fckfixed-factor-clock$#k0dpll3_ck@d00ti,omap3-dpll-core-clock @ 0kclock@1140 ti,clksel@clock-dpll3-m3ti,divider-clock dpll3_m3_ckk*clock-dpll4-m6ti,divider-clock dpll4_m6_ck?k<clock-emu-src-mux ti,mux-clockemu_src_mux_ck%&'kjclock-pclk-fckti,divider-clock pclk_fck(clock-pclkx2-fckti,divider-clock pclkx2_fck(clock-atclk-fckti,divider-clock atclk_fck(clock-traceclk-src-fck ti,mux-clocktraceclk_src_fck%&'k)clock-traceclk-fckti,divider-clock traceclk_fck) dpll3_m3x2_mul_ckfixed-factor-clock*#k+dpll3_m3x2_ck@d00ti,gate-clock+  -k,emu_core_alwon_ckfixed-factor-clock,#k%sys_altclk fixed-clockk3mcbsp_clks fixed-clockkcore_ckfixed-factor-clock#k-dpll1_fck@940ti,divider-clock- @k.dpll1_ck@904ti,omap3-dpll-clock.  $ @ 4kdpll1_x2_ckfixed-factor-clock#k/dpll1_x2m2_ck@944ti,divider-clock/ DkCcm_96m_fckfixed-factor-clock0#k1clock@d40 ti,clksel @clock-dpll3-m2ti,divider-clock dpll3_m2_ckkclock-omap-96m-fck ti,mux-clock omap_96m_fck1kNclock-omap-54m-fck ti,mux-clock omap_54m_fck23k?clock-omap-48m-fck ti,mux-clock omap_48m_fck43k7clock@e40 ti,clksel@clock-dpll4-m3ti,divider-clock dpll4_m3_ck k5clock-dpll4-m4ti,divider-clock dpll4_m4_ckk8dpll4_m3x2_mul_ckfixed-factor-clock5#k6dpll4_m3x2_ck@d00ti,gate-clock6 -k2cm_96m_d2_fckfixed-factor-clock1#k4omap_12m_fckfixed-factor-clock7#kOdpll4_m4x2_mul_ckti,fixed-factor-clock8CQ^k9dpll4_m4x2_ck@d00ti,gate-clock9 -^kRdpll4_m5_ck@f40ti,divider-clock?@k:dpll4_m5x2_mul_ckti,fixed-factor-clock:CQ^k;dpll4_m5x2_ck@d00ti,gate-clock; -^dpll4_m6x2_mul_ckfixed-factor-clock<#k=dpll4_m6x2_ck@d00ti,gate-clock= -k>emu_per_alwon_ckfixed-factor-clock>#k&clock@d70 ti,clksel pclock-clkout2-src-gate ti,composite-no-wait-gate-clockclkout2_src_gate_ck-kAclock-clkout2-src-muxti,composite-mux-clockclkout2_src_mux_ck-1?kBclock-sys-clkout2ti,divider-clock sys_clkout2@@qclkout2_src_ckti,composite-clockABk@mpu_ckfixed-factor-clockC#kDarm_fck@924ti,divider-clockD $emu_mpu_alwon_ckfixed-factor-clockD#k'clock@a40 ti,clksel @clock-l3-ickti,divider-clockl3_ick-kEclock-l4-ickti,divider-clockl4_ickEkGclock-gpt10-mux-fckti,composite-mux-clockgpt10_mux_fckFkKclock-gpt11-mux-fckti,composite-mux-clockgpt11_mux_fckFkMclock@c40 ti,clksel @clock-rm-ickti,divider-clockrm_ickGclock-gpt1-mux-fckti,composite-mux-clock gpt1_mux_fckFkUclock@a00 ti,clksel clock-gpt10-gate-fckti,composite-gate-clockgpt10_gate_fck kJclock-gpt11-gate-fckti,composite-gate-clockgpt11_gate_fck kLclock-mmchs2-fckti,wait-gate-clock mmchs2_fckkclock-mmchs1-fckti,wait-gate-clock mmchs1_fckkclock-i2c3-fckti,wait-gate-clock i2c3_fckkclock-i2c2-fckti,wait-gate-clock i2c2_fckkclock-i2c1-fckti,wait-gate-clock i2c1_fckkclock-mcbsp5-gate-fckti,composite-gate-clockmcbsp5_gate_fck kclock-mcbsp1-gate-fckti,composite-gate-clockmcbsp1_gate_fck k clock-mcspi4-fckti,wait-gate-clock mcspi4_fckHkclock-mcspi3-fckti,wait-gate-clock mcspi3_fckHkclock-mcspi2-fckti,wait-gate-clock mcspi2_fckHkclock-mcspi1-fckti,wait-gate-clock mcspi1_fckHkclock-uart2-fckti,wait-gate-clock uart2_fckHkclock-uart1-fckti,wait-gate-clock uart1_fckH kclock-hdq-fckti,wait-gate-clockhdq_fckIkclock-uart4-fck-am35xxti,wait-gate-clockuart4_fck_am35xxHclock-mmchs3-fckti,wait-gate-clock mmchs3_fckkgpt10_fckti,composite-clockJKgpt11_fckti,composite-clockLMcore_96m_fckfixed-factor-clockN#kcore_48m_fckfixed-factor-clock7#kHcore_12m_fckfixed-factor-clockO#kIcore_l3_ickfixed-factor-clockE#kPclock@a10 ti,clksel clock-sdrc-ickti,wait-gate-clock sdrc_ickPkwclock-mmchs2-ickti,omap3-interface-clock mmchs2_ickQkclock-mmchs1-ickti,omap3-interface-clock mmchs1_ickQkclock-hdq-ickti,omap3-interface-clockhdq_ickQkclock-mcspi4-ickti,omap3-interface-clock mcspi4_ickQkclock-mcspi3-ickti,omap3-interface-clock mcspi3_ickQkclock-mcspi2-ickti,omap3-interface-clock mcspi2_ickQkclock-mcspi1-ickti,omap3-interface-clock mcspi1_ickQkclock-i2c3-ickti,omap3-interface-clock i2c3_ickQkclock-i2c2-ickti,omap3-interface-clock i2c2_ickQkclock-i2c1-ickti,omap3-interface-clock i2c1_ickQkclock-uart2-ickti,omap3-interface-clock uart2_ickQkclock-uart1-ickti,omap3-interface-clock uart1_ickQ kclock-gpt11-ickti,omap3-interface-clock gpt11_ickQ kclock-gpt10-ickti,omap3-interface-clock gpt10_ickQ kclock-mcbsp5-ickti,omap3-interface-clock mcbsp5_ickQ kclock-mcbsp1-ickti,omap3-interface-clock mcbsp1_ickQ kclock-omapctrl-ickti,omap3-interface-clock omapctrl_ickQkclock-aes2-ickti,omap3-interface-clock aes2_ickQkclock-sha12-ickti,omap3-interface-clock sha12_ickQkclock-ipss-ickti,am35xx-interface-clock ipss_ickPkclock-uart4-ick-am35xxti,omap3-interface-clockuart4_ick_am35xxQclock-mmchs3-ickti,omap3-interface-clock mmchs3_ickQkgpmc_fckfixed-factor-clockP#core_l4_ickfixed-factor-clockG#kQclock@e00 ti,clkselclock-dss-tv-fckti,gate-clock dss_tv_fck?kclock-dss-96m-fckti,gate-clock dss_96m_fckNkclock-dss2-alwon-fckti,gate-clockdss2_alwon_fckkclock-dss1-alwon-fck-3430es2ti,dss-gate-clockdss1_alwon_fck_3430es2R^kdummy_ck fixed-clockclock@c00 ti,clksel clock-gpt1-gate-fckti,composite-gate-clockgpt1_gate_fckkTclock-gpio1-dbckti,gate-clock gpio1_dbckSkclock-wdt2-fckti,wait-gate-clock wdt2_fckSkgpt1_fckti,composite-clockTUkwkup_32k_fckfixed-factor-clockF#kSclock@c10 ti,clksel clock-wdt2-ickti,omap3-interface-clock wdt2_ickVkclock-wdt1-ickti,omap3-interface-clock wdt1_ickVkclock-gpio1-ickti,omap3-interface-clock gpio1_ickVkclock-omap-32ksync-ickti,omap3-interface-clockomap_32ksync_ickVkclock-gpt12-ickti,omap3-interface-clock gpt12_ickVkclock-gpt1-ickti,omap3-interface-clock gpt1_ickVkper_96m_fckfixed-factor-clock0#kper_48m_fckfixed-factor-clock7#kWclock@1000 ti,clkselclock-uart3-fckti,wait-gate-clock uart3_fckW k}clock-gpt2-gate-fckti,composite-gate-clockgpt2_gate_fckkYclock-gpt3-gate-fckti,composite-gate-clockgpt3_gate_fckk[clock-gpt4-gate-fckti,composite-gate-clockgpt4_gate_fckk]clock-gpt5-gate-fckti,composite-gate-clockgpt5_gate_fckk_clock-gpt6-gate-fckti,composite-gate-clockgpt6_gate_fckkaclock-gpt7-gate-fckti,composite-gate-clockgpt7_gate_fckkcclock-gpt8-gate-fckti,composite-gate-clockgpt8_gate_fck keclock-gpt9-gate-fckti,composite-gate-clockgpt9_gate_fck kgclock-gpio6-dbckti,gate-clock gpio6_dbckXk~clock-gpio5-dbckti,gate-clock gpio5_dbckXkclock-gpio4-dbckti,gate-clock gpio4_dbckXkclock-gpio3-dbckti,gate-clock gpio3_dbckXkclock-gpio2-dbckti,gate-clock gpio2_dbckX kclock-wdt3-fckti,wait-gate-clock wdt3_fckX kclock-mcbsp2-gate-fckti,composite-gate-clockmcbsp2_gate_fckk clock-mcbsp3-gate-fckti,composite-gate-clockmcbsp3_gate_fckkclock-mcbsp4-gate-fckti,composite-gate-clockmcbsp4_gate_fckkclock@1040 ti,clksel@clock-gpt2-mux-fckti,composite-mux-clock gpt2_mux_fckFkZclock-gpt3-mux-fckti,composite-mux-clock gpt3_mux_fckFk\clock-gpt4-mux-fckti,composite-mux-clock gpt4_mux_fckFk^clock-gpt5-mux-fckti,composite-mux-clock gpt5_mux_fckFk`clock-gpt6-mux-fckti,composite-mux-clock gpt6_mux_fckFkbclock-gpt7-mux-fckti,composite-mux-clock gpt7_mux_fckFkdclock-gpt8-mux-fckti,composite-mux-clock gpt8_mux_fckFkfclock-gpt9-mux-fckti,composite-mux-clock gpt9_mux_fckFkhgpt2_fckti,composite-clockYZkgpt3_fckti,composite-clock[\gpt4_fckti,composite-clock]^gpt5_fckti,composite-clock_`gpt6_fckti,composite-clockabgpt7_fckti,composite-clockcdgpt8_fckti,composite-clockefgpt9_fckti,composite-clockghper_32k_alwon_fckfixed-factor-clockF#kXper_l4_ickfixed-factor-clockG#kiclock@1010 ti,clkselclock-gpio6-ickti,omap3-interface-clock gpio6_ickikclock-gpio5-ickti,omap3-interface-clock gpio5_ickikclock-gpio4-ickti,omap3-interface-clock gpio4_ickikclock-gpio3-ickti,omap3-interface-clock gpio3_ickikclock-gpio2-ickti,omap3-interface-clock gpio2_icki kclock-wdt3-ickti,omap3-interface-clock wdt3_icki kclock-uart3-ickti,omap3-interface-clock uart3_icki kclock-uart4-ickti,omap3-interface-clock uart4_ickikclock-gpt9-ickti,omap3-interface-clock gpt9_icki kclock-gpt8-ickti,omap3-interface-clock gpt8_icki kclock-gpt7-ickti,omap3-interface-clock gpt7_ickikclock-gpt6-ickti,omap3-interface-clock gpt6_ickikclock-gpt5-ickti,omap3-interface-clock gpt5_ickikclock-gpt4-ickti,omap3-interface-clock gpt4_ickikclock-gpt3-ickti,omap3-interface-clock gpt3_ickikclock-gpt2-ickti,omap3-interface-clock gpt2_ickikclock-mcbsp2-ickti,omap3-interface-clock mcbsp2_ickikclock-mcbsp3-ickti,omap3-interface-clock mcbsp3_ickikclock-mcbsp4-ickti,omap3-interface-clock mcbsp4_ickikemu_src_ckti,clkdm-gate-clockjk(secure_32k_fck fixed-clockkkgpt12_fckfixed-factor-clockk#kwdt1_fckfixed-factor-clockk#rmii_ck fixed-clockkpclk_ck fixed-clockkdpll5_ck@d04ti,omap3-dpll-clock  $ L 4kldpll5_m2_ck@d50ti,divider-clockl Pkvsgx_gate_fck@b00ti,composite-gate-clock- ktcore_d3_ckfixed-factor-clock-#kmcore_d4_ckfixed-factor-clock-#kncore_d6_ckfixed-factor-clock-#koomap_192m_alwon_fckfixed-factor-clock$#kpcore_d2_ckfixed-factor-clock-#kqsgx_mux_fck@b40ti,composite-mux-clock mno1pqrs @kusgx_fckti,composite-clocktuksgx_ick@b10ti,wait-gate-clockE kcpefuse_fck@a08ti,gate-clock kts_fck@a08ti,gate-clockF kusbtll_fck@a08ti,wait-gate-clockv kclock@a18 ti,clksel clock-usbtll-ickti,omap3-interface-clock usbtll_ickQkdss_ick_3430es2@e10ti,omap3-dss-interface-clockGkusbhost_120m_fck@1400ti,gate-clockvkusbhost_48m_fck@1400ti,dss-gate-clock7kusbhost_ick@1410ti,omap3-dss-interface-clockGkclockdomainscore_l3_clkdmti,clockdomainwxyz{|dpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainh}~emu_clkdmti,clockdomain(dpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaindpll5_clkdmti,clockdomainlsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain target-module@48320000ti,sysc-omap2ti,syscH2H2 revsyscSfckick+ H2counter@0ti,omap-counter32k interrupt-controller@48200000ti,omap3-intcH ktarget-module@48056000ti,sysc-omap2ti,syscH`H`,H`(revsyscsyss#  Pick+ H`dma-controller@0ti,omap3430-sdmati,omap-sdma  `kgpio@48310000ti,omap3-gpioH1gpio1(kgpio@49050000ti,omap3-gpioIgpio2(kgpio@49052000ti,omap3-gpioI gpio3(gpio@49054000ti,omap3-gpioI@ gpio4(gpio@49056000ti,omap3-gpioI`!gpio5(kgpio@49058000ti,omap3-gpioI"gpio6(kserial@4806a000ti,omap3-uartH 4HH12Mtxrxuart1lserial@4806c000ti,omap3-uartH4IH34Mtxrxuart2lserial@49020000ti,omap3-uartI4JH56Mtxrxuart3lWdefaultei2c@48070000 ti,omap3-i2cH8+i2c1Wdefaulteat24@50 atmel,24c02oPi2c@48072000 ti,omap3-i2cH 9+i2c2i2c@48060000 ti,omap3-i2cH=+i2c3mailbox@48094000ti,omap3-mailboxmailboxH @x disabledmbox-dsp  spi@48098000ti,omap2-mcspiH A+mcspi1@H#$%&'()* Mtx0rx0tx1rx1tx2rx2tx3rx3Wdefaulteads7846@0Wdefaulte ti,ads7846`  *:J Zjspi@4809a000ti,omap2-mcspiH B+mcspi2 H+,-.Mtx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3 HMtx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4HFGMtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1xH=>MtxrxWdefaultemmc@480b4000ti,omap3-hsmmcH @Vmmc2H/0MtxrxWdefaulte+wlcore@2 ti,wl1271 Immc@480ad000ti,omap3-hsmmcH ^mmc3HMNMtxrx disabledmmu@480bd400ti,omap2-iommuH mmu_isp disabledmmu@5d000000ti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1H Mtxrxfck disabledtarget-module@480a0000ti,sysc-omap2ti,syscH <H @H Drevsyscsyssick+ H  disabledrng@0 ti,omap2-rng 4mcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetoneH!"MtxrxfckickokayWdefaultemcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetoneHMtxrxfckick disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4HMtxrxfck& disabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5HMtxrxfck disabledsham@480c3000ti,omap3-shamshamH 0d1HEMrxtarget-module@48318000ti,sysc-omap2-timerti,syscH1H1H1revsyscsyss' fckick+ H17Ktimer@0ti,omap3430-timerfck%Veutarget-module@49032000ti,sysc-omap2-timerti,syscI I I revsyscsyss' fckick+ I 7Ktimer@0ti,omap3430-timer&eutimer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11target-module@48304000ti,sysc-omap2-timerti,syscH0@H0@H0@revsyscsyss' fckick+ H0@timer@0ti,omap3430-timer_Vusbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ ehci-phy ehci-phyohci@48064400ti,ohci-omap3HDLehci@48064800 ti,ehci-omapHHMgpmc@6e000000ti,omap3430-gpmcgpmcnHMrxtx+(0knand@0,0ti,omap2-nand  (sw8FxXxjyxxZZH<x-x>PZ+partition@0hxloaderpartition@80000hubootpartition@260000huboot environment&partition@2a0000hlinux*@partition@6a0000hrootfsjtarget-module@480ab000ti,sysc-omap2ti,syscH H H revsyscsyss  fck+ H  disabledusb@0ti,omap3-musb\]mcdmany dss@48050000 ti,omap3-dssHokay dss_corefck+Wdefaultedispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll disabled dss_dsi1 fcksys_clk+encoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH okay dss_vencfckportendpointkssi-controller@48058000 ti,omap3-ssissi disabledHHsysgddGgdd_mpu+ssi-port@4805a000ti,omap3-ssi-portHHtxrxCDssi-port@4805b000ti,omap3-ssi-portHHtxrxEFtarget-module@5c040000ti,sysc-omap2ti,sysc\\\revsyscsyss  zfck+ \am35x_otg_hs@0ti,omap3-musbokayGmcWdefaulteethernet@5c000000ti,am3517-emac davinci_emacokay\CDEFs 'xickmdio@5c030000ti,davinci_mdio davinci_mdiookay\9B@+fckserial@4809e000ti,omap3-uartuart4 disabledH TH76Mtxrxlpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%$+:can@5c050000ti,am3517-hecc disabled\\0\ hecchecc-rammbx|target-module@50000000ti,sysc-omap2ti,syscPrevfckick+ P@opp-tableoperating-points-v2-ti-cpuskopp-50-300000000BIOWhopp-100-600000000B#FIOWmemory@80000000memoryleds gpio-ledsWdefaulteledb hcm-t3x:green t zheartbeathsusb1_power_regregulator-fixed zhsusb1_vbus2Z2Zpkhsusb2_power_regregulator-fixed zhsusb2_vbus2Z2Zpkhsusb1_phyusb-nop-xceivWdefaulte khsusb2-phy-pinsusb-nop-xceivWdefaulte kads7846-regregulator-fixed zads7846-reg2Z2Zksvideo-connectorsvideo-connectorhtvportendpointkregulator-vmmcregulator-fixedzvmmc2Z2Zkwl12xx_vmmc2regulator-fixedzvw1271Wdefaultew@w@ N kwl12xx_vaux2regulator-fixedzvwl1271_vaux2w@w@k compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3candevice_typeregclocksclock-namesclock-latencyoperating-points-v2interruptsti,hwmodsstatusranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsphandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockreg-namesti,sysc-sidleti,sysc-maskti,sysc-midleti,syss-mask#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendeddmasdma-namespinctrl-namespinctrl-0pagesize#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repwakeup-sourceti,dual-voltpbias-supplybus-widthvmmc-supplyvqmmc-supplynon-removablecap-power-off-cardref-clock-frequency#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport1-modeport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,page-burst-access-nsgpmc,access-nsgpmc,cycle2cycle-delay-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelmultipointnum-epsram-bitsremote-endpointti,channelsti,davinci-ctrl-reg-offsetti,davinci-ctrl-mod-reg-offsetti,davinci-ctrl-ram-offsetti,davinci-ctrl-ram-sizeti,davinci-rmii-enlocal-mac-addressbus_freqopp-hzopp-microvoltopp-supported-hwopp-suspendgpioslinux,default-triggerstartup-delay-us#phy-cellsreset-gpiosenable-active-high