E8()Hti,am5728-evmti,am572x-beagle-x15ti,am5728ti,dra742ti,dra74ti,dra7&7TI AM5728 EVMlebacklightI=)P)s$)apwm-backlightdisplaylcd )T)J='osddisplays,osd070t1718-19tspanel-dpitportendpointI? c>gpio-keys gpio-keysBbutton-user5)?USER5 Kbutton-user4)?USER4 Kbutton-user3)?USER3 Kbutton-user2)?USER2 Kbutton-user1)?USER1 KchosenB=/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0aliases )6/connectoro?I/ocp/interconnect@48000000/segment@0/target-module@70000/i2c@0?N/ocp/interconnect@48000000/segment@0/target-module@72000/i2c@0?S/ocp/interconnect@48000000/segment@0/target-module@60000/i2c@0?X/ocp/interconnect@48000000/segment@0/target-module@7a000/i2c@0?]/ocp/interconnect@48000000/segment@0/target-module@7c000/i2c@0Bb/ocp/interconnect@48000000/segment@0/target-module@6a000/serial@0Bj/ocp/interconnect@48000000/segment@0/target-module@6c000/serial@0Br/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0Bz/ocp/interconnect@48000000/segment@0/target-module@6e000/serial@0B/ocp/interconnect@48000000/segment@0/target-module@66000/serial@0B/ocp/interconnect@48000000/segment@0/target-module@68000/serial@0B/ocp/interconnect@48400000/segment@0/target-module@20000/serial@0B/ocp/interconnect@48400000/segment@0/target-module@22000/serial@0B/ocp/interconnect@48400000/segment@0/target-module@24000/serial@0E/ocp/interconnect@4ae00000/segment@20000/target-module@b000/serial@0X/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/ethernet-ports/port@1X/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/ethernet-ports/port@2B/ocp/interconnect@4ae00000/segment@30000/target-module@c000/can@0?/ocp/interconnect@48400000/segment@0/target-module@80000/can@0"/ocp/target-module@4b300000/spi@0/ocp/ipu@58820000/ocp/ipu@55020000/ocp/dsp@40800000/ocp/dsp@41000000F/ocp/interconnect@48000000/segment@0/target-module@60000/i2c@0/rtc@6fZ/ocp/interconnect@48000000/segment@0/target-module@70000/i2c@0/tps659038@58/tps659038_rtc?/ocp/interconnect@48800000/segment@0/target-module@38000/rtc@0 /displayrtimerarm,armv7-timer  disabled0   &interrupt-controller@48211000arm,cortex-a15-gic4@EH!H! H!@ H!`   &Iinterrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpu4EH(&I cpuscpu@0Qcpuarm,cortex-a15E]qxcpuIcpu@1Qcpuarm,cortex-a15E]qxcpuopp-tableoperating-points-v2-ti-cpuIopp-1000000000;, P0, P0opp-1176000000FV@ @@ @opp-1500000000Yh/v~v~ocpsimple-pm-bus q "I l3-noc@44000000ti,dra7-l3-nocEDE - interconnect@4a000000ti,dra7-l4-cfgsimple-pm-bus  q xfckEJJJ Aaplaia0$JJ J I segment@0simple-pm-bus\ @@PP`` ``pp      @@PP``pp target-module@2000ti,sysc-omap4ti,syscE Arev  scm@0ti,dra7-scm-coresimple-busE   I scm_conf@0sysconsimple-busE Ipbias_regulator@e00ti,pbias-dra7ti,pbias-omapEI pbias_mmc_omap5Kpbias_mmc_omap5Zw@r2ZIphy-gmii-selti,dra7xx-phy-gmii-selETIclocksI clock-dss-deshdcp-0@558ti,gate-clockdss_deshdcp_clkqEXIclock-ehrpwm0-tbclk-20@558ti,gate-clockehrpwm0_tbclkqEXIclock-ehrpwm1-tbclk-21@558ti,gate-clockehrpwm1_tbclkqEXIclock-ehrpwm2-tbclk-22@558ti,gate-clockehrpwm2_tbclkqEXIclock-sys-32k ti,mux-clock sys_32k_ckqEIUpinmux@1400ti,dra7-padconfpinctrl-singleEh4 ?Immc1-default-pins0 TX\`dhImmc1-sdr12-pins0 TX\`dhImmc1-hs-pins0 TX\`dhImmc1-sdr25-pins0 TX\`dhImmc1-sdr50-pins0 TX\`dhImmc1-ddr50-pins0 TX\`dhImmc1-sdr104-pins0 TX\`dhImmc2-default-pinsP Immc2-hs-pinsP Immc2-ddr-3-3v-rev11-pinsP Immc2-ddr-1-8v-rev11-pinsP Immc2-ddr-rev20-pinsP Immc2-hs200-pinsP Immc4-default-pins0 Immc4-hs-pins0 Immc3-default-pins0 |Immc3-hs-pins0 |Immc3-sdr12-pins0 |Immc3-sdr25-pins0 |Immc3-sdr50-pins0 |Immc4-sdr12-pins0 Immc4-sdr25-pins0 Iscm_conf@1c04sysconE  Iscm_conf@1c24sysconE$$Iddma-router@b78ti,dra7-dma-crossbarE x.9FVIdma-router@c78ti,dra7-dma-crossbarE x|.9FVItarget-module@5000ti,sysc-omap4ti,syscEPArev Pcm_core_aon@0ti,dra7-cm-core-aonsimple-busE   I clocksI!clock-atl-clkin0ti,dra7-atl-clockatl_clkin0_ck qIclock-atl-clkin1ti,dra7-atl-clockatl_clkin1_ck qIclock-atl-clkin2ti,dra7-atl-clockatl_clkin2_ck qIclock-atl-clkin3ti,dra7-atl-clockatl_clkin3_ck qIclock-hdmi-clkin fixed-clockhdmi_clkin_ckbI5clock-mlb-clkin fixed-clock mlb_clkin_ckbIclock-mlbp-clkin fixed-clockmlbp_clkin_ckbIclock-pciesref-acs fixed-clockpciesref_acs_clk_ckbIEclock-ref-clkin0 fixed-clockref_clkin0_ckbI"clock-ref-clkin1 fixed-clockref_clkin1_ckbI#clock-ref-clkin2 fixed-clockref_clkin2_ckbI$clock-ref-clkin3 fixed-clockref_clkin3_ckbI%clock-rmii fixed-clock rmii_clk_ckbI&clock-sdvenc-clkin fixed-clocksdvenc_clkin_ckbI'clock-secure-32k-clk-src fixed-clocksecure_32k_clk_src_ckbI~clock-sys-clk32-crystal fixed-clocksys_clk32_crystal_ckbIclock-sys-clk32-pseudofixed-factor-clocksys_clk32_pseudo_ckqr}bIclock-virt-12000000 fixed-clockvirt_12000000_ckbIlclock-virt-13000000 fixed-clockvirt_13000000_ckb]@I(clock-virt-16800000 fixed-clockvirt_16800000_ckbYInclock-virt-19200000 fixed-clockvirt_19200000_ckb$Ioclock-virt-20000000 fixed-clockvirt_20000000_ckb1-Imclock-virt-26000000 fixed-clockvirt_26000000_ckbIpclock-virt-27000000 fixed-clockvirt_27000000_ckbIqclock-virt-38400000 fixed-clockvirt_38400000_ckbIIrclock-sys-clkin2 fixed-clock sys_clkin2bXIsclock-usb-otg-clkin fixed-clockusb_otg_clkin_ckbI{clock-video1-clkin fixed-clockvideo1_clkin_ckbI?clock-video1-m2-clkin fixed-clockvideo1_m2_clkin_ckbI4clock-video2-clkin fixed-clockvideo2_clkin_ckbI@clock-video2-m2-clkin fixed-clockvideo2_m2_clkin_ckbI3clock@1e0ti,omap4-dpll-m4xen-clock dpll_abe_ckqEIclock-dpll-abe-x2ti,omap4-dpll-x2-clockdpll_abe_x2_ckqIclock-dpll-abe-m2x2-8@1f0ti,divider-clockdpll_abe_m2x2_ckqEIclock-abe@108ti,divider-clockabe_clkqEIuclock-dpll-abe-m2-8@1f0ti,divider-clockdpll_abe_m2_ckqEIwclock-dpll-abe-m3x2-8@1f4ti,divider-clockdpll_abe_m3x2_ckqEIclock-dpll-core-byp-mux-23@12c ti,mux-clockdpll_core_byp_muxqE,Iclock@120ti,omap4-dpll-core-clock dpll_core_ckqE $,(Iclock-dpll-core-x2ti,omap4-dpll-x2-clockdpll_core_x2_ckqIclock-dpll-core-h12x2-8@13cti,divider-clockdpll_core_h12x2_ckq?E<I clock-mpu-dpll-hs-clk-divfixed-factor-clockmpu_dpll_hs_clk_divq r}I!clock@160ti,omap5-mpu-dpll-clock dpll_mpu_ckq!E`dlhIclock-dpll-mpu-m2-8@170ti,divider-clockdpll_mpu_m2_ckqEpI"clock-mpu-dclk-divfixed-factor-clock mpu_dclk_divq"r}Iclock-dsp-dpll-hs-clk-divfixed-factor-clockdsp_dpll_hs_clk_divq r}I#clock-dpll-dsp-byp-mux-23@240 ti,mux-clockdpll_dsp_byp_muxq#E@I$clock@234ti,omap4-dpll-clock dpll_dsp_ckq$E48@<%#FI%clock-dpll-dsp-m2-8@244ti,divider-clockdpll_dsp_m2_ckq%ED&#FI&clock-iva-dpll-hs-clk-divfixed-factor-clockiva_dpll_hs_clk_divq r}I'clock-dpll-iva-byp-mux-23@1ac ti,mux-clockdpll_iva_byp_muxq'EI(clock@1a0ti,omap4-dpll-clock dpll_iva_ckq(E)Ep}@I)clock-dpll-iva-m2-8@1b0ti,divider-clockdpll_iva_m2_ckq)E*%I*clock-iva-dclkfixed-factor-clock iva_dclkq*r}Iclock-dpll-gpu-byp-mux-23@2e4 ti,mux-clockdpll_gpu_byp_muxqEI+clock@2d8ti,omap4-dpll-clock dpll_gpu_ckq+E,Ly@I,clock-dpll-gpu-m2-8@2e8ti,divider-clockdpll_gpu_m2_ckq,E-_(kI-clock-dpll-core-m2-8@130ti,divider-clockdpll_core_m2_ckqE0I.clock-core-dpll-out-dclk-divfixed-factor-clockcore_dpll_out_dclk_divq.r}Iclock-dpll-ddr-byp-mux-23@21c ti,mux-clockdpll_ddr_byp_muxqEI/clock@210ti,omap4-dpll-clock dpll_ddr_ckq/EI0clock-dpll-ddr-m2-8@220ti,divider-clockdpll_ddr_m2_ckq0E Ixclock-dpll-gmac-byp-mux-23@2b4 ti,mux-clockdpll_gmac_byp_muxqEI1clock@2a8ti,omap4-dpll-clock dpll_gmac_ckq1EI2clock-dpll-gmac-m2-8@2b8ti,divider-clockdpll_gmac_m2_ckq2EIyclock-video2-dclk-divfixed-factor-clockvideo2_dclk_divq3r}Iclock-video1-dclk-divfixed-factor-clockvideo1_dclk_divq4r}Iclock-hdmi-dclk-divfixed-factor-clockhdmi_dclk_divq5r}Iclock-per-dpll-hs-clk-divfixed-factor-clockper_dpll_hs_clk_divqr}IHclock-usb-dpll-hs-clk-divfixed-factor-clockusb_dpll_hs_clk_divqr}ILclock-eve-dpll-hs-clk-divfixed-factor-clockeve_dpll_hs_clk_divq r}I6clock-dpll-eve-byp-mux-23@290 ti,mux-clockdpll_eve_byp_muxq6EI7clock@284ti,omap4-dpll-clock dpll_eve_ckq7EI8clock-dpll-eve-m2-8@294ti,divider-clockdpll_eve_m2_ckq8EI9clock-eve-dclk-divfixed-factor-clock eve_dclk_divq9r}Iclock-dpll-core-h13x2-8@140ti,divider-clockdpll_core_h13x2_ckq?E@I)clock-dpll-core-h14x2-8@144ti,divider-clockdpll_core_h14x2_ckq?EDIVclock-dpll-core-h22x2-8@154ti,divider-clockdpll_core_h22x2_ckq?ETIBclock-dpll-core-h23x2-8@158ti,divider-clockdpll_core_h23x2_ckq?EXI[clock-dpll-core-h24x2-8@15cti,divider-clockdpll_core_h24x2_ckq?E\I*clock-dpll-ddr-x2ti,omap4-dpll-x2-clockdpll_ddr_x2_ckq0I:clock-dpll-ddr-h11x2-8@228ti,divider-clockdpll_ddr_h11x2_ckq:?E(I+clock-dpll-dsp-x2ti,omap4-dpll-x2-clockdpll_dsp_x2_ckq%I;clock-dpll-dsp-m3x2-8@248ti,divider-clockdpll_dsp_m3x2_ckq;EH<ׄI<clock-dpll-gmac-x2ti,omap4-dpll-x2-clockdpll_gmac_x2_ckq2I=clock-dpll-gmac-h11x2-8@2c0ti,divider-clockdpll_gmac_h11x2_ckq=?EI>clock-dpll-gmac-h12x2-8@2c4ti,divider-clockdpll_gmac_h12x2_ckq=?EI,clock-dpll-gmac-h13x2-8@2c8ti,divider-clockdpll_gmac_h13x2_ckq=?EIclock-dpll-gmac-m3x2-8@2bcti,divider-clockdpll_gmac_m3x2_ckq=EIclock-gmii-m-clk-divfixed-factor-clockgmii_m_clk_divq>r}I-clock-hdmi-clk2-divfixed-factor-clockhdmi_clk2_divq5r}I.clock-hdmi-divfixed-factor-clock hdmi_div_clkq5r}I/clock-l3-iclk-div-4@100ti,divider-clock l3_iclk_divEq Iclock-l4-root-clk-divfixed-factor-clockl4_root_clk_divqr}Iclock-video1-clk2-divfixed-factor-clockvideo1_clk2_divq?r}I0clock-video1-divfixed-factor-clockvideo1_div_clkq?r}I1clock-video2-clk2-divfixed-factor-clockvideo2_clk2_divq@r}I2clock-video2-divfixed-factor-clockvideo2_div_clkq@r}I3clock-dummy fixed-clock dummy_ckbI4clockdomainsI5clock@300 ti,omap4-cmmpu_cmE I6clock@20 ti,clkctrl mpu_clkctrlE Iclock@400 ti,omap4-cmdsp1_cmE I7clock@20 ti,clkctrl dsp1_clkctrlE Iclock@500 ti,omap4-cmipu_cmE I8clock@20 ti,clkctrl ipu1_clkctrlE  A BIAclock@50 ti,clkctrl ipu_clkctrlEP4Iclock@600 ti,omap4-cmdsp2_cmE I9clock@20 ti,clkctrl dsp2_clkctrlE Iclock@700 ti,omap4-cmrtc_cmE` `I:clock@20 ti,clkctrl rtc_clkctrlE (Iclock@760 ti,omap4-cmvpe_cmE`  ` I;clock@0 ti,clkctrl vpe_clkctrlE Itarget-module@8000ti,sysc-omap4ti,syscEArev  cm_core@0ti,dra7-cm-coresimple-busE0 0I<clocksI=clock@200ti,omap4-dpll-clockdpll_pcie_ref_ckqE ICclock-dpll-pcie-ref-m2ldo-8@210ti,divider-clockdpll_pcie_ref_m2ldo_ckqCEIDclock-apll-pcie-in-clk-mux-7@4ae06118 ti,mux-clockapll_pcie_in_clk_muxqDEEIFclock@21cti,dra7-apll-clock apll_pcie_ckqFCE IGclock-optfclk-pciephy-div-8@4a00821cti,divider-clockoptfclk_pciephy_divqGE$Ifclock-apll-pcie-clkvcoldofixed-factor-clockapll_pcie_clkvcoldoqGr}I>clock-apll-pcie-clkvcoldo-divfixed-factor-clockapll_pcie_clkvcoldo_divqGr}I?clock-apll-pcie-m2fixed-factor-clockapll_pcie_m2_ckqGr}I}clock-dpll-per-byp-mux-23@14c ti,mux-clockdpll_per_byp_muxqHELIIclock@140ti,omap4-dpll-clock dpll_per_ckqIE@DLHIJclock-dpll-per-m2-8@150ti,divider-clockdpll_per_m2_ckqJEPIKclock-func-96m-aon-dclk-divfixed-factor-clockfunc_96m_aon_dclk_divqKr}Iclock-dpll-usb-byp-mux-23@18c ti,mux-clockdpll_usb_byp_muxqLEIMclock@180ti,omap4-dpll-j-type-clock dpll_usb_ckqMEINclock-dpll-usb-m2-8@190ti,divider-clockdpll_usb_m2_ckqNEIRclock-dpll-pcie-ref-m2-8@210ti,divider-clockdpll_pcie_ref_m2_ckqCEI|clock-dpll-per-x2ti,omap4-dpll-x2-clockdpll_per_x2_ckqJIOclock-dpll-per-h11x2-8@158ti,divider-clockdpll_per_h11x2_ckqO?EXIPclock-dpll-per-h12x2-8@15cti,divider-clockdpll_per_h12x2_ckqO?E\I@clock-dpll-per-h13x2-8@160ti,divider-clockdpll_per_h13x2_ckqO?E`IAclock-dpll-per-h14x2-8@164ti,divider-clockdpll_per_h14x2_ckqO?EdIWclock-dpll-per-m2x2-8@150ti,divider-clockdpll_per_m2x2_ckqOEPIQclock-dpll-usb-clkdcoldofixed-factor-clockdpll_usb_clkdcoldoqNr}ITclock-func-128mfixed-factor-clockfunc_128m_clkqPr}IBclock-func-12m-fclkfixed-factor-clockfunc_12m_fclkqQr}ICclock-func-24mfixed-factor-clock func_24m_clkqKr}IDclock-func-48m-fclkfixed-factor-clockfunc_48m_fclkqQr}IEclock-func-96m-fclkfixed-factor-clockfunc_96m_fclkqQr}IFclock-l3init-60m@104ti,divider-clockl3init_60m_fclkqRE$IGclock-clkout2-8@6b0ti,gate-clock clkout2_clkqSEIclock-l3init-960m-gfclk-8@6c0ti,gate-clockl3init_960m_gfclkqTEIHclock-usb-phy1-always-on-clk32k-8@640ti,gate-clockusb_phy1_always_on_clk32kqUE@I`clock-usb-phy2-always-on-clk32k-8@688ti,gate-clockusb_phy2_always_on_clk32kqUEIbclock-usb-phy3-always-on-clk32k-8@698ti,gate-clockusb_phy3_always_on_clk32kqUEIcclock-gpu-core-gclk-mux-24@1220 ti,mux-clockgpu_core_gclk_mux qVW-E X -IXclock-gpu-hyd-gclk-mux-26@1220 ti,mux-clockgpu_hyd_gclk_mux qVW-E Y -IYclock-l3instr-ts-gclk-div-24@e50ti,divider-clockl3instr_ts_gclk_divqZEP $ IIclock-vip1-gclk-mux-24@1020 ti,mux-clockvip1_gclk_muxq[E IJclock-vip2-gclk-mux-24@1028 ti,mux-clockvip2_gclk_muxq[E(IKclock-vip3-gclk-mux-24@1030 ti,mux-clockvip3_gclk_muxq[E0ILclockdomainsIMclock-coreaon-clkdmti,clockdomaincoreaon_clkdmqNINclock@600 ti,omap4-cm coreaon_cmE IOclock@20 ti,clkctrlcoreaon_clkctrlE Igclock@700 ti,omap4-cm l3main1_cmE IPclock@20 ti,clkctrll3main1_clkctrlE tI clock@900 ti,omap4-cmipu2_cmE   IQclock@20 ti,clkctrl ipu2_clkctrlE Iclock@a00 ti,omap4-cmdma_cmE   IRclock@20 ti,clkctrl dma_clkctrlE I^clock@b00 ti,omap4-cmemif_cmE   ISclock@20 ti,clkctrl emif_clkctrlE ITclock@c00 ti,omap4-cmatl_cmE   IUclock@0 ti,clkctrl atl_clkctrlEIclock@d00 ti,omap4-cm l4cfg_cmE   IVclock@20 ti,clkctrll4cfg_clkctrlE I clock@e00 ti,omap4-cm l3instr_cmE IWclock@20 ti,clkctrll3instr_clkctrlE I clock@f00 ti,omap4-cmiva_cmE IXclock@20 ti,clkctrl iva_clkctrlE Iclock@1000 ti,omap4-cmcam_cmE IYclock@20 ti,clkctrl cam_clkctrlE ,Iclock@1100 ti,omap4-cmdss_cmE IZclock@20 ti,clkctrl dss_clkctrlE Iclock@1200 ti,omap4-cmgpu_cmE I[clock@20 ti,clkctrl gpu_clkctrlE Iclock@1300 ti,omap4-cm l3init_cmE I\clock@20 ti,clkctrll3init_clkctrlE lI_clock@b0 ti,clkctrl pcie_clkctrlE Ieclock@d0 ti,clkctrl gmac_clkctrlEIclock@1700 ti,omap4-cm l4per_cmE I]clock@28 ti,clkctrll4per_clkctrl(E(d$<@p \\ ]Iclock@1a0 ti,clkctrll4sec_clkctrlE,Iclock@c ti,clkctrll4per2_clkctrl@E  8` x$<I\clock@14 ti,clkctrll4per3_clkctrlE0Itarget-module@56000ti,sysc-omap2ti,syscE``,`(Arevsyscsyss0#=KY q^xfck `dma-controller@0ti,omap4430-sdmati,omap-sdmaE0  .f 9Itarget-module@5e000ti,sysc  disabled  target-module@80000ti,sysc-omap2ti,syscEArevsyscsyss0 KY q_xfck ocp2scp@0ti,omap-ocp2scp E phy@4000ti,dra7x-usb2ti,omap-usb2E@sq`_xwkupclkrefclkaIphy@5000 ti,dra7x-usb2-phy2ti,omap-usb2EPstqb_ xwkupclkrefclkaIphy@4400 ti,omap-usb3EDHdL@Aphy_rxphy_txpll_ctrlspqc_xwkupclksysclkrefclkItarget-module@90000ti,sysc-omap2ti,syscE   Arevsyscsyss0 KY q_xfck  ocp2scp@0ti,omap-ocp2scp E pciephy@4000ti,phy-pipe3-pcieE@DdAphy_rxphy_txsdd4qCDee e f;xdpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclkIpciephy@5000ti,phy-pipe3-pcieEPTdAphy_rxphy_txsd d4qCDee e f;xdpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk  disabledIphy@6000ti,phy-pipe3-sataE`ddh@Aphy_rxphy_txpll_ctrlstq_hxsysclkrefclkIitarget-module@a0000ti,sysc  disabled  target-module@d9000ti,sysc-omap4-srti,syscE 8Asysc0K qgxfck  target-module@dd000ti,sysc-omap4-srti,syscE 8Asysc0K qgxfck  target-module@e0000ti,sysc  disabled target-module@f4000ti,sysc-omap4ti,syscE@@ Arevsysc0 K q xfck @mailbox@0ti,omap4-mailboxE$  disabledI^target-module@f6000ti,sysc-omap2ti,syscE```Arevsyscsyss0 KY q xfck `spinlock@0ti,omap4-hwspinlockEI_segment@100000simple-pm-bus  00  00@@PP``pp  00@@PP``pp  00@@PP``pp  00@@PP``pptarget-module@2000ti,sysc  disabled  target-module@8000ti,sysc  disabled target-module@40000ti,sysc-omap4ti,syscE Arevsysc =K h q_hxfck sata@0snps,dwc-ahciE 1i sata-phy q_h okayI`target-module@51000ti,sysc  disabled target-module@53000ti,sysc  disabled 0target-module@55000ti,sysc  disabled Ptarget-module@57000ti,sysc  disabled ptarget-module@59000ti,sysc  disabled target-module@5b000ti,sysc  disabled target-module@5d000ti,sysc  disabled target-module@5f000ti,sysc  disabled target-module@61000ti,sysc  disabled target-module@63000ti,sysc  disabled 0target-module@65000ti,sysc  disabled Ptarget-module@67000ti,sysc  disabled ptarget-module@69000ti,sysc  disabled target-module@6b000ti,sysc  disabled target-module@6d000ti,sysc  disabled target-module@71000ti,sysc  disabled target-module@73000ti,sysc  disabled 0target-module@75000ti,sysc  disabled Ptarget-module@77000ti,sysc  disabled ptarget-module@79000ti,sysc  disabled target-module@7b000ti,sysc  disabled target-module@7d000ti,sysc  disabled target-module@81000ti,sysc  disabled target-module@83000ti,sysc  disabled 0target-module@85000ti,sysc  disabled Ptarget-module@87000ti,sysc  disabled psegment@200000simple-pm-bus!!        !! ! 0!0@!@P!P""!!!!""@"@P"P`"`p"p""""## # 0#0@#@P#P`#`p#p!!target-module@0ti,sysc  disabled target-module@a000ti,sysc  disabled target-module@c000ti,sysc  disabled target-module@e000ti,sysc  disabled target-module@10000ti,sysc  disabled target-module@12000ti,sysc  disabled  target-module@14000ti,sysc  disabled @target-module@18000ti,sysc  disabled target-module@1a000ti,sysc  disabled target-module@1c000ti,sysc  disabled target-module@1e000ti,sysc  disabled target-module@20000ti,sysc  disabled target-module@24000ti,sysc  disabled @target-module@26000ti,sysc  disabled `target-module@2a000ti,sysc  disabled target-module@2c000ti,sysc  disabled target-module@2e000ti,sysc  disabled target-module@30000ti,sysc  disabled target-module@32000ti,sysc  disabled  target-module@34000ti,sysc  disabled @target-module@36000ti,sysc  disabled `interconnect@4ae00000ti,dra7-l4-wkupsimple-pm-bus j qkxfckEJJJ Aaplaia00JJJJIasegment@0simple-pm-busl`` @@PPtarget-module@4000ti,sysc-omap2ti,syscE@@ ArevsyscK qk0xfck @counter@0ti,omap-counter32kE@Ibtarget-module@6000ti,sysc-omap4ti,syscE`Arev ` prm@0ti,dra7-prmsimple-busE0  0IcclocksIdclock-sys-clkin1@110 ti,mux-clock sys_clkin1qlmnopqrEIclock-abe-dpll-sys-clk-mux@118 ti,mux-clockabe_dpll_sys_clk_muxqsEItclock-abe-dpll-bypass-clk-mux@114 ti,mux-clockabe_dpll_bypass_clk_muxqtUEIclock-abe-dpll-clk-mux@10c ti,mux-clockabe_dpll_clk_muxqtUE Iclock-abe-24m@11cti,divider-clock abe_24m_fclkqE$I]clock-aess@178ti,divider-clock aess_fclkquExIvclock-abe-giclk-div@174ti,divider-clockabe_giclk_divqvEtIeclock-abe-lp-clk-div@1d8ti,divider-clockabe_lp_clk_divqE$ Iclock-abe-sys-clk-div@120ti,divider-clockabe_sys_clk_divqE Ifclock-adc-gfclk-mux@1dc ti,mux-clockadc_gfclk_mux qsUEIgclock-sys-clk1-dclk-div@1c8ti,divider-clocksys_clk1_dclk_divq@EIclock-sys-clk2-dclk-div@1ccti,divider-clocksys_clk2_dclk_divqs@EIclock-per-abe-x1-dclk-div@1bcti,divider-clockper_abe_x1_dclk_divqw@EIclock-dsp-gclk-div@18cti,divider-clock dsp_gclk_divq&@EIclock-gpu-dclk@1a0ti,divider-clock gpu_dclkq-@EIclock-emif-phy-dclk-div@190ti,divider-clockemif_phy_dclk_divqx@EIclock-gmac-250m-dclk-div@19cti,divider-clockgmac_250m_dclk_divqy@EIzclock-gmac-mainfixed-factor-clockgmac_main_clkqzr}Iclock-l3init-480m-dclk-div@1acti,divider-clockl3init_480m_dclk_divqR@EIclock-usb-otg-dclk-div@184ti,divider-clockusb_otg_dclk_divq{@EIclock-sata-dclk-div@1c0ti,divider-clocksata_dclk_divq@EIclock-pcie2-dclk-div@1b8ti,divider-clockpcie2_dclk_divq|@EIclock-pcie-dclk-div@1b4ti,divider-clockpcie_dclk_divq}@EIclock-emu-dclk-div@194ti,divider-clock emu_dclk_divq@EIclock-secure-32k-dclk-div@1c4ti,divider-clocksecure_32k_dclk_divq~@EIclock-clkoutmux0-clk-mux@158 ti,mux-clockclkoutmux0_clk_muxXqzEXIhclock-clkoutmux1-clk-mux@15c ti,mux-clockclkoutmux1_clk_muxXqzE\Iiclock-clkoutmux2-clk-mux@160 ti,mux-clockclkoutmux2_clk_muxXqzE`ISclock-custefuse-sys-gfclk-divfixed-factor-clockcustefuse_sys_gfclk_divqr}Ijclock-eve@180 ti,mux-clockeve_clkq9<EIkclock-hdmi-dpll-clk-mux@164 ti,mux-clockhdmi_dpll_clk_muxqsEdIlclock-mlb@134ti,divider-clockmlb_clkq@E4Imclock-mlbp@130ti,divider-clock mlbp_clkq@E0Inclock-per-abe-x1-gfclk2-div@138ti,divider-clockper_abe_x1_gfclk2_divqw@E8Ioclock-timer-sys-clk-div@144ti,divider-clocktimer_sys_clk_divqEDIclock-video1-dpll-clk-mux@168 ti,mux-clockvideo1_dpll_clk_muxqsEhIpclock-video2-dpll-clk-mux@16c ti,mux-clockvideo2_dpll_clk_muxqsElIqclock-wkupaon-iclk-mux@108 ti,mux-clockwkupaon_iclk_muxqEIZclockdomainsIrclock@1800 ti,omap4-cm wkupaon_cmE Isclock@20 ti,clkctrlwkupaon_clkctrlE lIkprm@300"ti,dra7-prm-instti,omap-prm-instE Iprm@400"ti,dra7-prm-instti,omap-prm-instE Iprm@500"ti,dra7-prm-instti,omap-prm-instE Iprm@628"ti,dra7-prm-instti,omap-prm-instE( I prm@700"ti,dra7-prm-instti,omap-prm-instE Iprm@f00"ti,dra7-prm-instti,omap-prm-instE Iprm@1000"ti,dra7-prm-instti,omap-prm-instE Itprm@1100"ti,dra7-prm-instti,omap-prm-instE Iuprm@1200"ti,dra7-prm-instti,omap-prm-instE Ivprm@1300"ti,dra7-prm-instti,omap-prm-instE Ihprm@1400"ti,dra7-prm-instti,omap-prm-instE Iprm@1600"ti,dra7-prm-instti,omap-prm-instE Iwprm@1724"ti,dra7-prm-instti,omap-prm-instE$ Ijprm@1b00"ti,dra7-prm-instti,omap-prm-instE@ Iprm@1b40"ti,dra7-prm-instti,omap-prm-instE@@ Ixprm@1b80"ti,dra7-prm-instti,omap-prm-instE@ Iyprm@1bc0"ti,dra7-prm-instti,omap-prm-instE@ Izprm@1c00"ti,dra7-prm-instti,omap-prm-instE` I{prm@1c60"ti,dra7-prm-instti,omap-prm-instE`  I|prm@1c80"ti,dra7-prm-instti,omap-prm-instE Itarget-module@c000ti,sysc-omap4ti,syscEArev scm_conf@0sysconEIsegment@10000simple-pm-bus`@@PPtarget-module@0ti,sysc-omap2ti,syscEArevsyscsyss0KYqkk xfckdbclk gpio@0ti,omap4-gpioE *:4Itarget-module@4000ti,sysc-omap2ti,syscE@@@Arevsyscsyss0"KY qkxfck @wdt@0 ti,omap3-wdtE KI}target-module@8000ti,sysc-omap4-timerti,syscE Arevsysc0K qk xfck FZI~timer@0ti,omap5430-timerE qk xfck  e k  UItarget-module@c000ti,sysc  disabled segment@20000simple-pm-bus``  00pptarget-module@0ti,sysc-omap4-timerti,syscE Arevsysc0K qk(xfck timer@0ti,omap5430-timerE ZetItarget-module@2000ti,sysc  disabled  target-module@6000ti,sysc  disabledH`p (*0target-module@b000ti,sysc-omap2ti,syscEPTXArevsyscsyss0KY qk`xfck serial@0ti,dra742-uartE bl  disabledItarget-module@f000ti,sysc  disabled segment@30000simple-pm-bus   00@@PP``pptarget-module@1000ti,sysc  disabled target-module@3000ti,sysc  disabled 0target-module@5000ti,sysc  disabled Ptarget-module@7000ti,sysc  disabled ptarget-module@9000ti,sysc  disabled target-module@c000ti,sysc-omap4ti,syscE Arev qkhxfck  can@0ti,dra7-d_canE  X  qkh  disabledIinterconnect@48000000ti,dra7-l4-per1simple-pm-bus  qxfck0EHHHHHHAaplaia0ia1ia2ia3H H Isegment@0simple-pm-bus  00@@PP``ppPP``pp  0000@@  0 0``pp          @ @ ` ` @   ``pp @ @ P P        P P ` `  0 0 P Ptarget-module@20000ti,sysc-omap2ti,syscEPTXArevsyscsyss0KY q(xfck serial@0ti,dra742-uartE Ebl okay56txrx-EItarget-module@32000ti,sysc-omap4-timerti,syscE   Arevsysc0K qxfck  timer@0ti,omap5430-timerEqxfcktimer_sys_ck !Itarget-module@34000ti,sysc-omap4-timerti,syscE@@ Arevsysc0K qxfck @Itimer@0ti,omap5430-timerEqxfcktimer_sys_ck "Itarget-module@36000ti,sysc-omap4-timerti,syscE`` Arevsysc0K q xfck `Itimer@0ti,omap5430-timerEq xfcktimer_sys_ck #Itarget-module@3e000ti,sysc-omap4-timerti,syscE Arevsysc0K q(xfck timer@0ti,omap5430-timerEq(xfcktimer_sys_ck (Itarget-module@51000ti,sysc-omap2ti,syscEArevsyscsyss0KYq xfckdbclk FIgpio@0ti,omap4-gpioE *:4Itarget-module@53000ti,sysc-omap2ti,syscE001Arevsyscsyss0KYq xfckdbclk 0gpio@0ti,omap4-gpioE t*:4Itarget-module@55000ti,sysc-omap2ti,syscEPPQArevsyscsyss0KYq88 xfckdbclk PIgpio@0ti,omap4-gpioE *:4Itarget-module@57000ti,sysc-omap2ti,syscEppqArevsyscsyss0KYq@@ xfckdbclk pIgpio@0ti,omap4-gpioE *:4Itarget-module@59000ti,sysc-omap2ti,syscEArevsyscsyss0KYqHH xfckdbclk gpio@0ti,omap4-gpioE *:4Itarget-module@5b000ti,sysc-omap2ti,syscEArevsyscsyss0KYqPP xfckdbclk gpio@0ti,omap4-gpioE *:4Itarget-module@5d000ti,sysc-omap2ti,syscEArevsyscsyss0KYqXX xfckdbclk gpio@0ti,omap4-gpioE *:4Itarget-module@60000ti,sysc-omap2ti,syscEArevsyscsyss0KY qxfck i2c@0 ti,omap4-i2cE 8 okaybIrtc@6fmicrochip,mcp7941xEo-$ irqwakeupItarget-module@66000ti,sysc-omap2ti,syscE`P`T`XArevsyscsyss0KY qHxfck `serial@0ti,dra742-uartE dbl  disabled?@txrxItarget-module@68000ti,sysc-omap2ti,syscEPTXArevsyscsyss0KY q0xfck serial@0ti,dra742-uartE ebl  disabledOPtxrxItarget-module@6a000ti,sysc-omap2ti,syscEPTXArevsyscsyss0KY qxfck serial@0ti,dra742-uartE-Cbl  disabled12txrxItarget-module@6c000ti,sysc-omap2ti,syscEPTXArevsyscsyss0KY q xfck serial@0ti,dra742-uartE Dbl  disabled34txrxItarget-module@6e000ti,sysc-omap2ti,syscEPTXArevsyscsyss0KY q0xfck serial@0ti,dra742-uartE Abl  disabled78txrxItarget-module@70000ti,sysc-omap2ti,syscEArevsyscsyss0KY qxxfck i2c@0 ti,omap4-i2cE 3 okaybItps659038@58 ti,tps659038EX&4Itps659038_pmicti,tps659038-pmicregulatorssmps12Ksmps12Z Pr*Ismps3Ksmps3Zprp*Ismps45Ksmps45Z Pr*Ismps6Ksmps6Z Pr0*Ismps8Ksmps8Zw@rw@*Ildo1Kldo1Zw@r2Z*Ildo2Kldo2Z2Zr2Z*Ildo3Kldo3Zw@rw@*Ildo4Kldo4Zw@rw@*Ildo9Kldo9Zr*IldolnKldolnZw@rw@*IldousbKldousbZ2Zr2Z*Iaregen1Kregen1*Itps659038_rtcti,palmas-rtc&Itps659038_pwr_buttonti,palmas-pwrbutton&< Itps659038_gpioti,palmas-gpio*:Itps659038_usbti,palmas-usb-vidY rItmp102@48 ti,tmp102EH&|Itlv320aic3104@18ti,tlv320aic3104ES  okay(Ieeprom@50 atmel,24c32EPItarget-module@72000ti,sysc-omap2ti,syscE   Arevsyscsyss0KY qxfck  i2c@0 ti,omap4-i2cE 4  disabledItarget-module@78000ti,sysc-omap2ti,syscEArevsyscsyss0KY q0xfck elm@0ti,am3352-elmE   disabledItarget-module@7a000ti,sysc-omap2ti,syscEArevsyscsyss0KY qxfck i2c@0 ti,omap4-i2cE 9  disabledItarget-module@7c000ti,sysc-omap2ti,syscEArevsyscsyss0KY q(xfck i2c@0b ti,omap4-i2cE 7 okayledItouchscreen@5c)X) )E\& )pixcir,pixcir_tangoc00target-module@86000ti,sysc-omap4-timerti,syscE`` Arevsysc0K qxfck `timer@0ti,omap5430-timerEqxfcktimer_sys_ck )Itarget-module@88000ti,sysc-omap4-timerti,syscE Arevsysc0K qxfck timer@0ti,omap5430-timerEqxfcktimer_sys_ck *Itarget-module@90000ti,sysc-omap2ti,syscE   Arevsysc0K q xfck  rng@0 ti,omap4-rngE  /qxfckItarget-module@98000ti,sysc-omap4ti,syscE   Arevsysc0K qxfck  spi@0ti,omap4-mcspiE <@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3  disabledItarget-module@9a000ti,sysc-omap4ti,syscE   Arevsysc0K qxfck  spi@0ti,omap4-mcspiE = +,-.tx0rx0tx1rx1  disabledItarget-module@9c000ti,sysc-omap4ti,syscE   Arevsysc0=K q_xfck  mmc@0ti,dra7-sdhciE N okay q  &defaulths4> HQZdpItarget-module@a2000ti,sysc  disabled  target-module@a4000ti,sysc  disabled @ Ptarget-module@a5000ti,sysc-omap2ti,syscE P0 P4 P8Arevsyscsyss0KY qxfck  PIdes@0 ti,omap4-desE MuttxrxqxfckItarget-module@a8000ti,sysc  disabled  @target-module@ad000ti,sysc-omap4ti,syscE   Arevsysc0=K qxfck  mmc@0ti,dra7-sdhciE Y  disabledА}@Itarget-module@b2000ti,sysc-omap2ti,syscE   Arevsyscsyss0YF q`xfck  1w@0 ti,omap3-1wE 5Itarget-module@b4000ti,sysc-omap4ti,syscE @ @ Arevsysc0=K q_xfck  @mmc@0ti,dra7-sdhciE Q okay q} &defaulthsddr_3_3v4dp>QZItarget-module@b8000ti,sysc-omap4ti,syscE   Arevsysc0K qxfck  spi@0ti,omap4-mcspiE Vtx0rx0  disabledItarget-module@ba000ti,sysc-omap4ti,syscE   Arevsysc0K qxfck  spi@0ti,omap4-mcspiE +FGtx0rx0  disabledItarget-module@d1000ti,sysc-omap4ti,syscE   Arevsysc0=K qxfck  mmc@0ti,dra7-sdhciE [  disabled q}@Itarget-module@d5000ti,sysc  disabled  Psegment@200000simple-pm-bustarget-module@48210000ti,sysc-omap4-simpleti,sysc  qxfck H!mpu ti,omap5-mpuinterconnect@48400000ti,dra7-l4-per2simple-pm-bus  q\xfck(EH@H@H@H@H@Aaplaia0ia1ia2lH@@EE@EE@FF@HC`HC`@HCHC@HDHD@HEHE@HE@HE@@Isegment@0simple-pm-busT@@@   @@ ``  ``pp     00   @@ `` @@PP   00@@PP``pp EE@EE@FF@HC`HC`@HCHC@HDHD@HEHE@HE@HE@@target-module@20000ti,sysc-omap2ti,syscEPTXArevsyscsyss0KY q\xfck serial@0ti,dra742-uartE bl  disabledItarget-module@22000ti,sysc-omap2ti,syscE P T XArevsyscsyss0KY q\xfck  serial@0ti,dra742-uartE bl okayledItarget-module@24000ti,sysc-omap2ti,syscE@P@T@XArevsyscsyss0KY q\xfck @serial@0ti,dra742-uartE bl  disabledItarget-module@2c000ti,sysc  disabled target-module@36000ti,sysc  disabled `target-module@3a000ti,sysc  disabled target-module@3c000ti,sysc-omap4ti,syscEArev qxfck   disabledIatl@0 ti,dra7-atlE qxfck  disabledItarget-module@3e000ti,sysc-omap4ti,syscE Arevsysc0 K q\xfck epwmss@0 ti,dra746-pwmssti,am33xx-pwmssE0  disabled Ipwm@100ti,dra746-ecapti,am3352-ecapEqxfck  disabledIpwm@200"ti,dra746-ehrpwmti,am3352-ehrpwmEq xtbclkfck  disabledItarget-module@40000ti,sysc-omap4ti,syscE Arevsysc0 K q\xfck epwmss@0 ti,dra746-pwmssti,am33xx-pwmssE0 okayled Ipwm@100ti,dra746-ecapti,am3352-ecapEqxfck  disabledIpwm@200"ti,dra746-ehrpwmti,am3352-ehrpwmEq xtbclkfck okayledItarget-module@42000ti,sysc-omap4ti,syscE   Arevsysc0 K q\xfck  epwmss@0 ti,dra746-pwmssti,am33xx-pwmssE0  disabled Ipwm@100ti,dra746-ecapti,am3352-ecapEqxfck  disabledIpwm@200"ti,dra746-ehrpwmti,am3352-ehrpwmEq xtbclkfck  disabledItarget-module@46000ti,sysc  disabled `target-module@48000ti,sysc  disabled target-module@4a000ti,sysc  disabled target-module@4c000ti,sysc  disabled target-module@50000ti,sysc  disabled target-module@54000ti,sysc  disabled @target-module@58000ti,sysc  disabled  target-module@5b000ti,sysc  disabled target-module@5d000ti,sysc  disabled target-module@60000ti,sysc-dra7-mcaspti,syscE Arevsysc K$qxfckahclkxahclkr EE@mcasp@0ti,dra7-mcasp-audioE EAmpudathgtxrxtxrx$qxfckahclkxahclkr  disabledItarget-module@64000ti,sysc-dra7-mcaspti,syscE@@ Arevsysc K$q\T\T\Txfckahclkxahclkr@ EE@mcasp@0ti,dra7-mcasp-audioE EAmpudattxrxtxrx$q\T\Txfckahclkxahclkr  disabledItarget-module@68000ti,sysc-dra7-mcaspti,syscE Arevsysc Kq\\\\ xfckahclkx FF@mcasp@0ti,dra7-mcasp-audioE FAmpudattxrxtxrxq\\\\ xfckahclkx okay \\ s  Itarget-module@6c000ti,sysc-dra7-mcaspti,syscE Arevsysc Kq\\ xfckahclkx HC`HC`@mcasp@0ti,dra7-mcasp-audioE HC`Ampudattxrxtxrxq\\ xfckahclkx  disabledItarget-module@70000ti,sysc-dra7-mcaspti,syscE Arevsysc Kq\l\l xfckahclkx HCHC@mcasp@0ti,dra7-mcasp-audioE HCAmpudattxrxtxrxq\l\l xfckahclkx  disabledItarget-module@74000ti,sysc-dra7-mcaspti,syscE@@ Arevsysc Kq\\ xfckahclkx@ HDHD@mcasp@0ti,dra7-mcasp-audioE HDAmpudattxrxtxrxq\\ xfckahclkx  disabledItarget-module@78000ti,sysc-dra7-mcaspti,syscE Arevsysc Kq\\ xfckahclkx HEHE@mcasp@0ti,dra7-mcasp-audioE HEAmpudattxrxtxrxq\\ xfckahclkx  disabledItarget-module@7c000ti,sysc-dra7-mcaspti,syscE Arevsysc Kq\\ xfckahclkx HE@HE@@mcasp@0ti,dra7-mcasp-audioE HE@Ampudattxrxtxrxq\\ xfckahclkx  disabledItarget-module@80000ti,sysc-omap4ti,syscE Arev q\xfck  can@0ti,dra7-d_canE  X q  disabledItarget-module@84000ti,sysc-omap4-simpleti,syscERRRArevsyscsyss0=KY qxfck @@Zswitch@0#ti,dra7-cpsw-switchti,cpsw-switchE@ @qxfck okay0NOPQrx_threshrxtxmiscIethernet-portsport@1Eport1  "rgmii-rxid+Iport@2Eport2  "rgmii-rxid+Imdio@1000ti,cpsw-mdioti,davinci_mdioqxfck=B@EIethernet-phy@1EIethernet-phy@2EIcpts qxcptsinterconnect@48800000ti,dra7-l4-per3simple-pm-bus  qxfck(EHHHHHAaplaia0ia1ia2 H Isegment@0simple-pm-bus  00@@PP``pp  00@@PP``pp  00@@PP``pp@@PP  00``pp @@PP  00target-module@2000ti,sysc-omap4ti,syscE   Arevsysc0 K q xfck  mailbox@0ti,omap4-mailboxE0{|}~   disabledItarget-module@4000ti,sysc  disabled @target-module@a000ti,sysc  disabled target-module@10000ti,sysc  disabled target-module@16000ti,sysc  disabled `target-module@1c000ti,sysc  disabled target-module@1e000ti,sysc  disabled target-module@20000ti,sysc-omap4-timerti,syscE Arevsysc0K qxfck timer@0ti,omap5430-timerEqxfcktimer_sys_ck $Itarget-module@22000ti,sysc-omap4-timerti,syscE   Arevsysc0K qxfck  timer@0ti,omap5430-timerEqxfcktimer_sys_ck %Itarget-module@24000ti,sysc-omap4-timerti,syscE@@ Arevsysc0K qxfck @timer@0ti,omap5430-timerEqxfcktimer_sys_ck &Itarget-module@26000ti,sysc-omap4-timerti,syscE`` Arevsysc0K q xfck `timer@0ti,omap5430-timerEq xfcktimer_sys_ck 'Itarget-module@28000ti,sysc-omap4-timerti,syscE Arevsysc0K qxfck timer@0ti,omap5430-timerEqxfcktimer_sys_ck SFItarget-module@2a000ti,sysc-omap4-timerti,syscE Arevsysc0K qxfck timer@0ti,omap5430-timerEqxfcktimer_sys_ck TFItarget-module@2c000ti,sysc-omap4-timerti,syscE Arevsysc0K qxfck FZItimer@0ti,omap5430-timerEqxfcktimer_sys_ck UF  Itarget-module@2e000ti,sysc-omap4-timerti,syscE Arevsysc0K qxfck FZItimer@0ti,omap5430-timerEqxfcktimer_sys_ck VF  Itarget-module@38000ti,sysc-omap4-simpleti,syscEtx ArevsyscK q$xfck Irtc@0ti,am3352-rtcEqUItarget-module@3a000ti,sysc-omap4ti,syscE Arevsysc0 K q (xfck mailbox@0ti,omap4-mailboxE0   disabledItarget-module@3c000ti,sysc-omap4ti,syscE Arevsysc0 K q 0xfck mailbox@0ti,omap4-mailboxE0   disabledItarget-module@3e000ti,sysc-omap4ti,syscE Arevsysc0 K q 8xfck mailbox@0ti,omap4-mailboxE0   disabledItarget-module@40000ti,sysc-omap4ti,syscE Arevsysc0 K q @xfck mailbox@0ti,omap4-mailboxE0  okayImbox-ipu1-ipc3x S ^ okayImbox-dsp1-ipc3x S ^ okayItarget-module@42000ti,sysc-omap4ti,syscE   Arevsysc0 K q Hxfck  mailbox@0ti,omap4-mailboxE0  okayImbox-ipu2-ipc3x S ^ okayImbox-dsp2-ipc3x S ^ okayItarget-module@44000ti,sysc-omap4ti,syscE@@ Arevsysc0 K q Pxfck @mailbox@0ti,omap4-mailboxE0   disabledItarget-module@46000ti,sysc-omap4ti,syscE`` Arevsysc0 K q Xxfck `mailbox@0ti,omap4-mailboxE0   disabledItarget-module@48000ti,sysc  disabled target-module@4a000ti,sysc  disabled target-module@4c000ti,sysc  disabled target-module@4e000ti,sysc  disabled target-module@50000ti,sysc  disabled target-module@52000ti,sysc  disabled  target-module@54000ti,sysc  disabled @target-module@56000ti,sysc  disabled `target-module@58000ti,sysc  disabled target-module@5a000ti,sysc  disabled target-module@5c000ti,sysc  disabled target-module@5e000ti,sysc-omap4ti,syscE Arevsysc0 K q `xfck mailbox@0ti,omap4-mailboxE0       disabledItarget-module@60000ti,sysc-omap4ti,syscE Arevsysc0 K q hxfck mailbox@0ti,omap4-mailboxE0    disabledItarget-module@62000ti,sysc-omap4ti,syscE   Arevsysc0 K q pxfck  mailbox@0ti,omap4-mailboxE0   disabledItarget-module@64000ti,sysc-omap4ti,syscE@@ Arevsysc0 K q xxfck @mailbox@0ti,omap4-mailboxE0   disabledItarget-module@80000ti,sysc-omap4ti,syscE Arevsysc0=K q_xfck omap_dwc3_1@0ti,dwc3E Hi Iusb@10000 snps,dwc3Ep$GGHperipheralhostotgusb2-phyusb3-phy ssuper-speedhostItarget-module@c0000ti,sysc-omap4ti,syscE   Arevsysc0=K q_ xfck  omap_dwc3_2@0ti,dwc3E Wi Iusb@10000 snps,dwc3Ep$IIWperipheralhostotg usb2-phy shigh-speed peripheralItarget-module@100000ti,sysc-omap4ti,syscE Arevsysc0=K q_(xfck   disabledIomap_dwc3_3@0ti,dwc3E Xi   disabledIusb@10000 snps,dwc3Ep$XXXperipheralhostotg shigh-speedotgItarget-module@170000ti,sysc-omap4ti,syscEAsysc = K qxfck   disabledtarget-module@190000ti,sysc-omap4ti,syscEAsysc = K qxfck   disabledtarget-module@1b0000ti,sysc-omap4ti,syscE Arevsysc = K qxfck   disabledtarget-module@1d0010ti,sysc-omap4ti,syscEAsysc= K  qxfck vpe@0 ti,dra7-vpe E WAvpe_topsccscvpdma bItarget-module@140000ti,sysc-omap4ti,syscE Arevsysc0=K q_0xfck   disabledIomap_dwc3_4@0ti,dwc3E Zi  disabledIusb@10000 snps,dwc3Ep$YYZperipheralhostotg shigh-speedotgItarget-module@51000000ti,sysc-omap4ti,sysc hhrstctrl$qee e xfckphy-clkphy-clk-divQQ0 "Ipcie@51000000EQ Q L  Arc_dbicsti_confconfigQpci0 0 0 04  pcie-phy0 d *` = K okayti,dra746-pcie-rcti,dra7-pcie KIinterrupt-controller4Ipcie_ep@51000000 EQ(Q LQ( &Aep_dbicsti_confep_dbics2addr_space  f u pcie-phy0 K d  disabled"ti,dra746-pcie-epti,dra7-pcie-epItarget-module@51800000ti,sysc-omap4ti,sysc$qee e xfckphy-clkphy-clk-div hhrstctrlQQ000"  disabledIpcie@51800000EQ Q L0 Arc_dbicsti_confconfigcdQpci00000004  pcie-phy0 *` = Kti,dra746-pcie-rcti,dra7-pcieIinterrupt-controller4Iocmcram@40300000 mmio-sramE@0 @0Isram-hs@0ti,secure-ramEocmcram@40400000  disabled mmio-sramE@@ @@Iocmcram@40500000  disabled mmio-sramE@P @PIbandgap@4a0021e00EJ! J#, J#,J# c?)target-module@1000ti,sysc-omap2ti,syscEArevsyscsyss K =0Y qxfck dispc@0ti,dra7-dispcE  qxfck L4target-module@40000ti,sysc-omap4ti,syscE ArevsyscK0q  xfckdss_clk encoder@0 ti,dra7-hdmi EAwppllphycore ` okayq  xfcksys_clkL audio_tx WIportendpoint cItarget-module@59000000ti,sysc-omap4ti,syscEY Arev qxfck Ygpu@0 vivante,gcE x qxcoreItarget-module@4b500000ti,sysc-omap2ti,syscEKPKPKPArevsyscsyss0KY qxfck KPIaes@0 ti,omap4-aesE PontxrxqxfckI target-module@4b700000ti,sysc-omap2ti,syscEKpKpKpArevsyscsyss0KY qxfck KpI aes@0 ti,omap4-aesE ;rqtxrxqxfckI target-module@4b101000ti,sysc-omap3-shamti,syscEKKKArevsyscsyss0 KY q(xfck KI sham@0ti,omap5-shamE . wrxqxfckI target-module@42701000ti,sysc-omap3-shamti,syscEBpBpBpArevsyscsyss0 KY qXxfck BpIsham@0ti,omap5-shamE  rxqxfckItarget-module@5a000000ti,sysc-omap4ti,syscEZZ Arevsysc = K rstctrl qxfckZZ[[Iiva ti,ivahdopp-supply@4a003b20ti,omap5-opp-supplyEJ;  s,@v `Idsp_system@41500000sysconEAPItarget-module@41501000ti,sysc-omap2ti,syscEAPAPAPArevsyscsyss K0 qxfckrstctrl APmmu@0ti,dra7-dsp-iommuE   Itarget-module@41502000ti,sysc-omap2ti,syscEAP AP AP Arevsyscsyss K0 qxfckrstctrl AP mmu@0ti,dra7-dsp-iommuE   Idsp@41000000 ti,dra7-dspEAA`ApAl2raml1praml1dram `   okay q dra7-dsp2-fw.xe66    Itarget-module@4b226000ti,sysc-prussti,syscEK"`K"` Arevsysc00 = K q\ xfck K Ipruss@0ti,am5728-prussEImemories@0E Adram0dram1shrdram2Icfg@26000ti,pruss-cfgsysconE`  ` Iclocksiepclk-mux@30E0qImii-rt@32000ti,pruss-miisysconE XIinterrupt-controller@20000ti,pruss-intcE 4`Xhost_intr0host_intr1host_intr2host_intr3host_intr4host_intr5host_intr6host_intr7Ipru@34000ti,am5728-pruE@0 $Airamcontroldebug am57xx-pru1_0-fwIpru@38000ti,am5728-pruE0@DAiramcontroldebug am57xx-pru1_1-fwImdio@32400ti,davinci_mdioqxfck=B@E$  disabledItarget-module@4b2a6000ti,sysc-prussti,syscEK*`K*` Arevsysc00 = K q\xfck K(Ipruss@0ti,am5728-prussEImemories@0E Adram0dram1shrdram2Icfg@26000ti,pruss-cfgsysconE`  ` I clocksiepclk-mux@30E0qI!mii-rt@32000ti,pruss-miisysconE XI"interrupt-controller@20000ti,pruss-intcE 4`Xhost_intr0host_intr1host_intr2host_intr3host_intr4host_intr5host_intr6host_intr7I#pru@34000ti,am5728-pruE@0 $Airamcontroldebug am57xx-pru2_0-fwI$pru@38000ti,am5728-pruE0@DAiramcontroldebug am57xx-pru2_1-fwI%mdio@32400ti,davinci_mdioqxfck=B@E$  disabledI&thermal-zonesI'cpu_thermal    I(tripsI)cpu_alert 8 XpassiveIcpu_crit _  XcriticalI*cpu_alert1 P XactiveIcooling-mapsI+map0  map1  gpu_thermal    I,tripsgpu_crit _  XcriticalI-core_thermal    I.tripscore_crit _  XcriticalI/dspeve_thermal    I0tripsdspeve_crit _  XcriticalI1iva_thermal    I2tripsiva_crit _  XcriticalI3board_thermal   I4tripsI5board_alert @ XactiveIboard_crit (  XcriticalI6cooling-mapsI7map0  pmuarm,cortex-a15-pmu& memory@0QmemoryEfixedregulator-main_12v0regulator-fixed Kmain_12v0Zr*Ifixedregulator-evm_5v0regulator-fixedKevm_5v0ZLK@rLK@ *I8reserved-memoryipu2-memory@95800000shared-dma-poolE  okayIdsp1-memory@99000000shared-dma-poolE  okayIipu1-memory@9d000000shared-dma-poolE  okayIdsp2-memory@9f000000shared-dma-poolE  okayIfixedregulator-vdd_3v3regulator-fixedKvdd_3v3 Z2Zr2ZIfixedregulator-aic_dvddregulator-fixedKaic_dvdd_fixed Zw@rw@Ifixedregulator-vttregulator-fixed Kvtt_fixed Z2Zr2Z*  w I9leds gpio-ledsled0beagle-x15:usr0 K  3heartbeat Ioffled1beagle-x15:usr1 K 3cpu0 Ioffled2beagle-x15:usr2 K 3mmc0 Ioffled3beagle-x15:usr3 K 3disk-activity Ioffgpio_fan gpio-fan K W2Iconnectorhdmi-connectorhdmiXaI:portendpoint cIencoder ti,tpd12s015$K  I;portsport@0Eendpoint cIport@1Eendpoint cIsound0simple-audio-card jBeagleBoard-X15 LineLine OutLineLine In: Line OutLLOUTLine OutRLOUTMIC2LLine InMIC2RLine In dsp_b   I<simple-audio-card,cpu 4simple-audio-card,codec 4qI__symbols__ >/interrupt-controller@48211000 B/interrupt-controller@48281000 L/cpus/cpu@0 Q/opp-table `/ocp d/ocp/interconnect@4a000000> k/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0I o/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0] x/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/pbias_regulator@e00m /ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/pbias_regulator@e00/pbias_mmc_omap5V /ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/phy-gmii-selP /ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/clocksh /ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/clocks/clock-dss-deshdcp-0@558k /ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/clocks/clock-ehrpwm0-tbclk-20@558k /ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/clocks/clock-ehrpwm1-tbclk-21@558k /ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/clocks/clock-ehrpwm2-tbclk-22@558^ /ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/clocks/clock-sys-32kJ /ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400\/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc1-default-pinsZ/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc1-sdr12-pinsW(/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc1-hs-pinsZ5/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc1-sdr25-pinsZE/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc1-sdr50-pinsZU/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc1-ddr50-pins[e/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc1-sdr104-pins\v/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc2-default-pinsW/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc2-hs-pinsc/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc2-ddr-3-3v-rev11-pinsc/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc2-ddr-1-8v-rev11-pins^/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc2-ddr-rev20-pinsZ/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc2-hs200-pins\/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc4-default-pinsW/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc4-hs-pins\ /ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc3-default-pinsW/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc3-hs-pinsZ)/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc3-sdr12-pinsZ9/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc3-sdr25-pinsZI/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc3-sdr50-pinsZY/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc4-sdr12-pinsZi/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc4-sdr25-pinsLy/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@1c04L/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@1c24M/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/dma-router@b78M/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/dma-router@c78F/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0M/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks^/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-atl-clkin0^/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-atl-clkin1^/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-atl-clkin2^/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-atl-clkin3^/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-hdmi-clkin] /ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-mlb-clkin^/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-mlbp-clkin`%/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-pciesref-acs^9/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-ref-clkin0^G/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-ref-clkin1^U/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-ref-clkin2^c/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-ref-clkin3Xq/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-rmii`}/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-sdvenc-clkinf/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-secure-32k-clk-srce/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-sys-clk32-crystald/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-sys-clk32-pseudoa/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-virt-12000000a/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-virt-13000000a/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-virt-16800000a/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-virt-19200000a/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-virt-20000000a!/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-virt-26000000a2/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-virt-27000000aC/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-virt-38400000^T/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-sys-clkin2a_/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-usb-otg-clkin`p/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video1-clkinc/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video1-m2-clkin`/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video2-clkinc/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video2-m2-clkinW/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@1e0_/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-abe-x2g/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-abe-m2x2-8@1f0[/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-abe@108e/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-abe-m2-8@1f0g/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-abe-m3x2-8@1f4l /ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-core-byp-mux-23@12cW/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@120`)/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-core-x2i9/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-core-h12x2-8@13cgL/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-mpu-dpll-hs-clk-divW`/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@160el/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-mpu-m2-8@170`{/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-mpu-dclk-divg/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dsp-dpll-hs-clk-divk/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-dsp-byp-mux-23@240W/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@234e/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-dsp-m2-8@244g/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-iva-dpll-hs-clk-divk/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-iva-byp-mux-23@1acW/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@1a0e/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-iva-m2-8@1b0\/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-iva-dclkk/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-gpu-byp-mux-23@2e4W"/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@2d8e./ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-gpu-m2-8@2e8f=/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-core-m2-8@130jM/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-core-dpll-out-dclk-divkd/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-ddr-byp-mux-23@21cWu/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@210e/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-ddr-m2-8@220l/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-gmac-byp-mux-23@2b4W/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@2a8f/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-gmac-m2-8@2b8c/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video2-dclk-divc/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video1-dclk-diva/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-hdmi-dclk-divg/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-per-dpll-hs-clk-divg/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-usb-dpll-hs-clk-divg/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-eve-dpll-hs-clk-divk)/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-eve-byp-mux-23@290W:/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@284eF/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-eve-m2-8@294`U/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-eve-dclk-divib/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-core-h13x2-8@140iu/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-core-h14x2-8@144i/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-core-h22x2-8@154i/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-core-h23x2-8@158i/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-core-h24x2-8@15c_/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-ddr-x2h/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-ddr-h11x2-8@228_/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-dsp-x2g/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-dsp-m3x2-8@248`/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-gmac-x2i/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-gmac-h11x2-8@2c0i%/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-gmac-h12x2-8@2c4i8/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-gmac-h13x2-8@2c8hK/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-gmac-m3x2-8@2bcb]/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-gmii-m-clk-dival/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-hdmi-clk2-div\z/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-hdmi-dive/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-l3-iclk-div-4@100c/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-l4-root-clk-divc/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video1-clk2-div^/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video1-divc/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video2-clk2-div^/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video2-divY/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dummyS/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clockdomainsP/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@300Y /ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@300/clock@20P/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@400Y/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@400/clock@20P+/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@500Y2/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@500/clock@20Y?/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@500/clock@50PK/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@600YS/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@600/clock@20P`/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@700Yg/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@700/clock@20Ps/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@760Xz/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@760/clock@0B/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0I/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocksS/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock@200i/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-pcie-ref-m2ldo-8@210o/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-apll-pcie-in-clk-mux-7@4ae06118S/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock@21cn/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-optfclk-pciephy-div-8@4a00821cc/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-apll-pcie-clkvcoldog/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-apll-pcie-clkvcoldo-div\'/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-apll-pcie-m2g7/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-per-byp-mux-23@14cSH/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock@140aT/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-per-m2-8@150ec/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-func-96m-aon-dclk-divgy/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-usb-byp-mux-23@18cS/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock@180a/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-usb-m2-8@190f/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-pcie-ref-m2-8@210[/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-per-x2d/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-per-h11x2-8@158d/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-per-h12x2-8@15cd/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-per-h13x2-8@160d/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-per-h14x2-8@164c/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-per-m2x2-8@150b!/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-usb-clkdcoldoY4/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-func-128m]B/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-func-12m-fclkXP/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-func-24m]]/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-func-48m-fclk]k/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-func-96m-fclk^y/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-l3init-60m@104]/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-clkout2-8@6b0g/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-l3init-960m-gfclk-8@6c0o/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-usb-phy1-always-on-clk32k-8@640o/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-usb-phy2-always-on-clk32k-8@688o/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-usb-phy3-always-on-clk32k-8@698i/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-gpu-core-gclk-mux-24@1220h/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-gpu-hyd-gclk-mux-26@1220j/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-l3instr-ts-gclk-div-24@e50e,/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-vip1-gclk-mux-24@1020e:/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-vip2-gclk-mux-24@1028eH/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-vip3-gclk-mux-24@1030OV/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clockdomainsck/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clockdomains/clock-coreaon-clkdmLy/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@600U/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@600/clock@20L/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@700U/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@700/clock@20L/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@900U/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@900/clock@20L/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@a00U/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@a00/clock@20L/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@b00U/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@b00/clock@20L/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@c00T/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@c00/clock@0L/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@d00U/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@d00/clock@20L/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@e00U!/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@e00/clock@20L1/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@f00U8/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@f00/clock@20MD/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1000VK/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1000/clock@20MW/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1100V^/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1100/clock@20Mj/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1200Vq/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1200/clock@20M}/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1300V/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1300/clock@20V/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1300/clock@b0V/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1300/clock@d0M/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1700V/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1700/clock@28W/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1700/clock@1a0U/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1700/clock@cV/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1700/clock@14J/ocp/interconnect@4a000000/segment@0/target-module@56000/dma-controller@0L/ocp/interconnect@4a000000/segment@0/target-module@80000/ocp2scp@0/phy@4000L/ocp/interconnect@4a000000/segment@0/target-module@80000/ocp2scp@0/phy@5000L /ocp/interconnect@4a000000/segment@0/target-module@80000/ocp2scp@0/phy@4400P/ocp/interconnect@4a000000/segment@0/target-module@90000/ocp2scp@0/pciephy@4000P /ocp/interconnect@4a000000/segment@0/target-module@90000/ocp2scp@0/pciephy@5000L*/ocp/interconnect@4a000000/segment@0/target-module@90000/ocp2scp@0/phy@6000C3/ocp/interconnect@4a000000/segment@0/target-module@f4000/mailbox@0D_/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0Ec/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocksZn/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-sys-clkin1@110dy/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-abe-dpll-sys-clk-mux@118g/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-abe-dpll-bypass-clk-mux@114`/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-abe-dpll-clk-mux@10cW/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-abe-24m@11cT/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-aess@178]/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-abe-giclk-div@174^/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-abe-lp-clk-div@1d8_/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-abe-sys-clk-div@120]/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-adc-gfclk-mux@1dca /ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-sys-clk1-dclk-div@1c8a/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-sys-clk2-dclk-div@1ccc-/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-per-abe-x1-dclk-div@1bc\A/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-dsp-gclk-div@18cXN/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-gpu-dclk@1a0aW/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-emif-phy-dclk-div@190bi/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-gmac-250m-dclk-div@19cU|/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-gmac-maind/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-l3init-480m-dclk-div@1ac`/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-usb-otg-dclk-div@184]/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-sata-dclk-div@1c0^/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-pcie2-dclk-div@1b8]/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-pcie-dclk-div@1b4\/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-emu-dclk-div@194c/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-secure-32k-dclk-div@1c4b/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-clkoutmux0-clk-mux@158b/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-clkoutmux1-clk-mux@15cb"/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-clkoutmux2-clk-mux@160c5/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-custefuse-sys-gfclk-divSM/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-eve@180aU/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-hdmi-dpll-clk-mux@164Sg/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-mlb@134To/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-mlbp@130ex/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-per-abe-x1-gfclk2-div@138a/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-timer-sys-clk-div@144c/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-video1-dpll-clk-mux@168c/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-video2-dpll-clk-mux@16c`/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-wkupaon-iclk-mux@108K/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clockdomainsI/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clock@1800R/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clock@1800/clock@20F/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@300F /ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@400F/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@500F/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@628F*/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@700F3/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@f00G;/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1000GC/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1100GK/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1200GS/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1300G^/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1400Gh/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1600Gv/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1724G/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1b00G/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1b40G/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1b80G/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1bc0G/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1c00G/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1c60G/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1c80C/ocp/interconnect@4ae00000/segment@0/target-module@c000/scm_conf@0@/ocp/interconnect@4ae00000/segment@10000/target-module@0/gpio@0B/ocp/interconnect@4ae00000/segment@10000/target-module@4000/wdt@0</ocp/interconnect@4ae00000/segment@10000/target-module@8000D/ocp/interconnect@4ae00000/segment@10000/target-module@8000/timer@0A/ocp/interconnect@4ae00000/segment@20000/target-module@0/timer@0E/ocp/interconnect@4ae00000/segment@20000/target-module@b000/serial@0B/ocp/interconnect@4ae00000/segment@30000/target-module@c000/can@0/ocp/interconnect@48000000B/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0A /ocp/interconnect@48000000/segment@0/target-module@32000/timer@09/ocp/interconnect@48000000/segment@0/target-module@34000A /ocp/interconnect@48000000/segment@0/target-module@34000/timer@09'/ocp/interconnect@48000000/segment@0/target-module@36000A5/ocp/interconnect@48000000/segment@0/target-module@36000/timer@0A /ocp/interconnect@48000000/segment@0/target-module@b2000/1w@0? /ocp/interconnect@48000000/segment@0/target-module@b4000/mmc@0? /ocp/interconnect@48000000/segment@0/target-module@b8000/spi@0? /ocp/interconnect@48000000/segment@0/target-module@ba000/spi@0? /ocp/interconnect@48000000/segment@0/target-module@d1000/mmc@0 /ocp/interconnect@48400000B!/ocp/interconnect@48400000/segment@0/target-module@20000/serial@0B! /ocp/interconnect@48400000/segment@0/target-module@22000/serial@0B!/ocp/interconnect@48400000/segment@0/target-module@24000/serial@09!/ocp/interconnect@48400000/segment@0/target-module@3c000?!/ocp/interconnect@48400000/segment@0/target-module@3c000/atl@0B!#/ocp/interconnect@48400000/segment@0/target-module@3e000/epwmss@0J!+/ocp/interconnect@48400000/segment@0/target-module@3e000/epwmss@0/pwm@100J!1/ocp/interconnect@48400000/segment@0/target-module@3e000/epwmss@0/pwm@200B!9/ocp/interconnect@48400000/segment@0/target-module@40000/epwmss@0J!A/ocp/interconnect@48400000/segment@0/target-module@40000/epwmss@0/pwm@100J!G/ocp/interconnect@48400000/segment@0/target-module@40000/epwmss@0/pwm@200B!O/ocp/interconnect@48400000/segment@0/target-module@42000/epwmss@0J!W/ocp/interconnect@48400000/segment@0/target-module@42000/epwmss@0/pwm@100J!]/ocp/interconnect@48400000/segment@0/target-module@42000/epwmss@0/pwm@200A!e/ocp/interconnect@48400000/segment@0/target-module@60000/mcasp@0A!l/ocp/interconnect@48400000/segment@0/target-module@64000/mcasp@0A!s/ocp/interconnect@48400000/segment@0/target-module@68000/mcasp@0A!z/ocp/interconnect@48400000/segment@0/target-module@6c000/mcasp@0A!/ocp/interconnect@48400000/segment@0/target-module@70000/mcasp@0A!/ocp/interconnect@48400000/segment@0/target-module@74000/mcasp@0A!/ocp/interconnect@48400000/segment@0/target-module@78000/mcasp@0A!/ocp/interconnect@48400000/segment@0/target-module@7c000/mcasp@0?!/ocp/interconnect@48400000/segment@0/target-module@80000/can@0B!/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0X!/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/ethernet-ports/port@1X!/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/ethernet-ports/port@2L!/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/mdio@1000[!/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/mdio@1000/ethernet-phy@1[/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/mdio@1000/ethernet-phy@2!/ocp/interconnect@48800000B!/ocp/interconnect@48800000/segment@0/target-module@2000/mailbox@0A!/ocp/interconnect@48800000/segment@0/target-module@20000/timer@0A!/ocp/interconnect@48800000/segment@0/target-module@22000/timer@0A!/ocp/interconnect@48800000/segment@0/target-module@24000/timer@0A!/ocp/interconnect@48800000/segment@0/target-module@26000/timer@0A"/ocp/interconnect@48800000/segment@0/target-module@28000/timer@0A" /ocp/interconnect@48800000/segment@0/target-module@2a000/timer@09"/ocp/interconnect@48800000/segment@0/target-module@2c000A""/ocp/interconnect@48800000/segment@0/target-module@2c000/timer@09"*/ocp/interconnect@48800000/segment@0/target-module@2e000A"9/ocp/interconnect@48800000/segment@0/target-module@2e000/timer@09"A/ocp/interconnect@48800000/segment@0/target-module@38000?/ocp/interconnect@48800000/segment@0/target-module@38000/rtc@0C"K/ocp/interconnect@48800000/segment@0/target-module@3a000/mailbox@0C"T/ocp/interconnect@48800000/segment@0/target-module@3c000/mailbox@0C"]/ocp/interconnect@48800000/segment@0/target-module@3e000/mailbox@0C"f/ocp/interconnect@48800000/segment@0/target-module@40000/mailbox@0S"o/ocp/interconnect@48800000/segment@0/target-module@40000/mailbox@0/mbox-ipu1-ipc3xS"/ocp/interconnect@48800000/segment@0/target-module@40000/mailbox@0/mbox-dsp1-ipc3xC"/ocp/interconnect@48800000/segment@0/target-module@42000/mailbox@0S"/ocp/interconnect@48800000/segment@0/target-module@42000/mailbox@0/mbox-ipu2-ipc3xS"/ocp/interconnect@48800000/segment@0/target-module@42000/mailbox@0/mbox-dsp2-ipc3xC"/ocp/interconnect@48800000/segment@0/target-module@44000/mailbox@0C"/ocp/interconnect@48800000/segment@0/target-module@46000/mailbox@0C"/ocp/interconnect@48800000/segment@0/target-module@5e000/mailbox@0C"/ocp/interconnect@48800000/segment@0/target-module@60000/mailbox@0C"/ocp/interconnect@48800000/segment@0/target-module@62000/mailbox@0C"/ocp/interconnect@48800000/segment@0/target-module@64000/mailbox@0G"/ocp/interconnect@48800000/segment@0/target-module@80000/omap_dwc3_1@0Q"/ocp/interconnect@48800000/segment@0/target-module@80000/omap_dwc3_1@0/usb@10000G#/ocp/interconnect@48800000/segment@0/target-module@c0000/omap_dwc3_2@0Q z/ocp/interconnect@48800000/segment@0/target-module@c0000/omap_dwc3_2@0/usb@10000:#/ocp/interconnect@48800000/segment@0/target-module@100000H#/ocp/interconnect@48800000/segment@0/target-module@100000/omap_dwc3_3@0R#"/ocp/interconnect@48800000/segment@0/target-module@100000/omap_dwc3_3@0/usb@10000@/ocp/interconnect@48800000/segment@0/target-module@1d0010/vpe@0:#'/ocp/interconnect@48800000/segment@0/target-module@140000H#//ocp/interconnect@48800000/segment@0/target-module@140000/omap_dwc3_4@0R#;/ocp/interconnect@48800000/segment@0/target-module@140000/omap_dwc3_4@0/usb@10000#@/ocp/target-module@51000000*#E/ocp/target-module@51000000/pcie@51000000?#N/ocp/target-module@51000000/pcie@51000000/interrupt-controller-#Y/ocp/target-module@51000000/pcie_ep@51000000#b/ocp/target-module@51800000*#g/ocp/target-module@51800000/pcie@51800000?#p/ocp/target-module@51800000/pcie@51800000/interrupt-controller#{/ocp/ocmcram@40300000#/ocp/ocmcram@40400000#/ocp/ocmcram@40500000#/ocp/bandgap@4a0021e0#/ocp/dsp_system@40d00000#/ocp/padconf@4844a0002#/ocp/padconf@4844a000/mmc1_iodelay_ddr_rev11_conf4#/ocp/padconf@4844a000/mmc1_iodelay_ddr50_rev20_conf5#/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev11_conf5$/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev20_conf4$2/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev11_conf4$P/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev20_conf7$n/ocp/padconf@4844a000/mmc2_iodelay_ddr_3_3v_rev11_conf7$/ocp/padconf@4844a000/mmc2_iodelay_ddr_1_8v_rev11_conf0$/ocp/padconf@4844a000/mmc3_iodelay_manual1_conf0$/ocp/padconf@4844a000/mmc3_iodelay_manual1_conf1$/ocp/padconf@4844a000/mmc4_iodelay_ds_rev11_conf1% /ocp/padconf@4844a000/mmc4_iodelay_ds_rev20_conf=%&/ocp/padconf@4844a000/mmc4_iodelay_sdr12_hs_sdr25_rev11_conf=%M/ocp/padconf@4844a000/mmc4_iodelay_sdr12_hs_sdr25_rev20_conf"%t/ocp/target-module@43300000/dma@0"%y/ocp/target-module@43400000/dma@0"%/ocp/target-module@43500000/dma@0%/ocp/ipu@58820000%/ocp/ipu@55020000/ocp/dsp@40800000"%/ocp/target-module@40d01000/mmu@0"%/ocp/target-module@40d02000/mmu@0"%/ocp/target-module@58882000/mmu@0"%/ocp/target-module@55082000/mmu@0%/ocp/regulator-abb-mpu%/ocp/regulator-abb-ivahd%/ocp/regulator-abb-dspeve%/ocp/regulator-abb-gpu"%/ocp/target-module@4b300000/spi@0*%/ocp/target-module@50000000/gpmc@50000000%/ocp/crossbar@4a002a48"G/ocp/target-module@58000000/dss@0@%/ocp/target-module@58000000/dss@0/target-module@40000/encoder@0N&/ocp/target-module@58000000/dss@0/target-module@40000/encoder@0/port/endpoint"& /ocp/target-module@59000000/gpu@0&/ocp/target-module@4b500000"&/ocp/target-module@4b500000/aes@0&/ocp/target-module@4b700000"&+/ocp/target-module@4b700000/aes@0&0/ocp/target-module@4b101000#&=/ocp/target-module@4b101000/sham@0&C/ocp/target-module@42701000#&P/ocp/target-module@42701000/sham@0&V/ocp/target-module@5a000000&d/ocp/opp-supply@4a003b20&s/ocp/dsp_system@41500000"&/ocp/target-module@41501000/mmu@0"&/ocp/target-module@41502000/mmu@0/ocp/dsp@41000000&/ocp/target-module@4b226000$&/ocp/target-module@4b226000/pruss@0/&/ocp/target-module@4b226000/pruss@0/memories@0.&/ocp/target-module@4b226000/pruss@0/cfg@26000C&/ocp/target-module@4b226000/pruss@0/cfg@26000/clocks/iepclk-mux@301&/ocp/target-module@4b226000/pruss@0/mii-rt@32000?&/ocp/target-module@4b226000/pruss@0/interrupt-controller@20000.&/ocp/target-module@4b226000/pruss@0/pru@34000.&/ocp/target-module@4b226000/pruss@0/pru@38000/&/ocp/target-module@4b226000/pruss@0/mdio@32400'/ocp/target-module@4b2a6000$' /ocp/target-module@4b2a6000/pruss@0/'/ocp/target-module@4b2a6000/pruss@0/memories@0.'/ocp/target-module@4b2a6000/pruss@0/cfg@26000C''/ocp/target-module@4b2a6000/pruss@0/cfg@26000/clocks/iepclk-mux@301'9/ocp/target-module@4b2a6000/pruss@0/mii-rt@32000?'G/ocp/target-module@4b2a6000/pruss@0/interrupt-controller@20000.'S/ocp/target-module@4b2a6000/pruss@0/pru@34000.'Z/ocp/target-module@4b2a6000/pruss@0/pru@38000/'a/ocp/target-module@4b2a6000/pruss@0/mdio@32400'm/thermal-zones'{/thermal-zones/cpu_thermal!'/thermal-zones/cpu_thermal/trips+'/thermal-zones/cpu_thermal/trips/cpu_alert*'/thermal-zones/cpu_thermal/trips/cpu_crit,'/thermal-zones/cpu_thermal/trips/cpu_alert1('/thermal-zones/cpu_thermal/cooling-maps'/thermal-zones/gpu_thermal*'/thermal-zones/gpu_thermal/trips/gpu_crit'/thermal-zones/core_thermal,'/thermal-zones/core_thermal/trips/core_crit'/thermal-zones/dspeve_thermal0'/thermal-zones/dspeve_thermal/trips/dspeve_crit(/thermal-zones/iva_thermal*(/thermal-zones/iva_thermal/trips/iva_crit(/thermal-zones/board_thermal#(+/thermal-zones/board_thermal/trips/(7/thermal-zones/board_thermal/trips/board_alert.(D/thermal-zones/board_thermal/trips/board_crit*(O/thermal-zones/board_thermal/cooling-maps(b/fixedregulator-main_12v0(l/fixedregulator-evm_5v0&(t/reserved-memory/ipu2-memory@95800000&(/reserved-memory/dsp1-memory@99000000&(/reserved-memory/ipu1-memory@9d000000&(/reserved-memory/dsp2-memory@9f000000(/fixedregulator-vdd_3v3(/fixedregulator-aic_dvdd(/fixedregulator-vtt (/gpio_fan (/connector(/connector/port/endpoint (/encoder)/encoder/ports/port@0/endpoint)/encoder/ports/port@1/endpoint)!/sound0 )(/sound0/simple-audio-card,codec #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathi2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9ethernet0ethernet1d_can0d_can1spi0rproc0rproc1rproc2rproc3rtc0rtc1rtc2display0statusinterruptsinterrupt-controller#interrupt-cellsregphandledevice_typeoperating-points-v2clocksclock-namesclock-latency#cooling-cellsvbb-supplyvdd-supplyvoltage-tolerancesysconopp-sharedopp-hzopp-microvoltopp-supported-hwopp-suspendpower-domainsrangesdma-rangesinterrupts-extendedreg-namesregulator-nameregulator-min-microvoltregulator-max-microvolt#phy-cells#clock-cellsclock-output-namesti,bit-shift#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pins#syscon-cells#dma-cellsdma-requeststi,dma-safe-mapdma-mastersclock-frequencyclock-multclock-divti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitti,index-power-of-twoassigned-clocksassigned-clock-ratesassigned-clock-parentsti,dividersti,sysc-maskti,sysc-midleti,sysc-sidleti,syss-maskdma-channelssyscon-phy-powerphy-supplysyscon-pcssyscon-pllreset#mbox-cellsti,mbox-num-usersti,mbox-num-fifos#hwlock-cellsphysphy-namesports-implemented#power-domain-cells#reset-cellsgpio-controller#gpio-cellsti,no-reset-on-initti,no-idleti,timer-alwonti,timer-securesyscon-raminitdmasdma-namesti,no-idle-on-initinterrupt-namesvcc-supplywakeup-sourceti,system-power-controllerti,palmas-override-powerholdregulator-always-onregulator-boot-onti,palmas-long-press-secondsti,enable-vbus-detectionvbus-gpio#thermal-sensor-cells#sound-dai-cellsadc-settle-msAVDD-supplyIOVDD-supplyDRVDD-supplyDVDD-supplyti,spi-num-cspbias-supplymax-frequencymmc-ddr-1_8vmmc-ddr-3_3vpinctrl-namespinctrl-0bus-widthcd-gpiosno-1-8-vpinctrl-1vmmc-supplyvqmmc-supplysdhci-caps-maskmmc-hs200-1_8vnon-removablepinctrl-2ti,provided-clocks#pwm-cellsop-modetdm-slotsserial-dirtx-num-evtrx-num-evtlabelmac-addressphy-handlephy-modeti,dual-emac-pvidbus_freqti,timer-pwmti,mbox-txti,mbox-rxutmi-modemaximum-speeddr_modesnps,dis_u3_susphy_quirksnps,dis_u2_susphy_quirkextconsnps,dis_metastability_quirkresetsreset-namesbus-rangenum-laneslinux,pci-domainti,syscon-lane-selinterrupt-map-maskinterrupt-mapti,syscon-unaligned-accessnum-ib-windowsnum-ob-windowspinctrl-pin-arrayti,tptcsiommusfirmware-namemboxesti,timersti,watchdog-timersmemory-regionti,bootreg#iommu-cellsti,syscon-mmuconfigti,iommu-bus-err-backti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infosyscon-chipselectsgpmc,num-csgpmc,num-waitpinsti,max-irqsti,max-crossbar-sourcesti,reg-sizeti,irqs-reservedti,irqs-skipti,irqs-safe-mapsyscon-pll-ctrlvdda_video-supplysyscon-polvdda-supplyremote-endpointti,efuse-settingsti,absolute-max-voltage-uvpolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicevin-supplyreusableenable-active-highlinux,default-triggerdefault-stategpio-fan,speed-mapsimple-audio-card,namesimple-audio-card,widgetssimple-audio-card,routingsimple-audio-card,formatsimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersimple-audio-card,bitclock-inversionsound-daigicwakeupgencpu0cpu0_opp_tableocpl4_cfgscmscm_confpbias_regulatorpbias_mmc_regphy_gmii_selscm_conf_clocksdss_deshdcp_clkehrpwm0_tbclkehrpwm1_tbclkehrpwm2_tbclksys_32k_ckdra7_pmx_coremmc1_pins_defaultmmc1_pins_sdr12mmc1_pins_hsmmc1_pins_sdr25mmc1_pins_sdr50mmc1_pins_ddr50mmc1_pins_sdr104mmc2_pins_defaultmmc2_pins_hsmmc2_pins_ddr_3_3v_rev11mmc2_pins_ddr_1_8v_rev11mmc2_pins_ddr_rev20mmc2_pins_hs200mmc4_pins_defaultmmc4_pins_hsmmc3_pins_defaultmmc3_pins_hsmmc3_pins_sdr12mmc3_pins_sdr25mmc3_pins_sdr50mmc4_pins_sdr12mmc4_pins_sdr25scm_conf1scm_conf_pciesdma_xbaredma_xbarcm_core_aoncm_core_aon_clocksatl_clkin0_ckatl_clkin1_ckatl_clkin2_ckatl_clkin3_ckhdmi_clkin_ckmlb_clkin_ckmlbp_clkin_ckpciesref_acs_clk_ckref_clkin0_ckref_clkin1_ckref_clkin2_ckref_clkin3_ckrmii_clk_cksdvenc_clkin_cksecure_32k_clk_src_cksys_clk32_crystal_cksys_clk32_pseudo_ckvirt_12000000_ckvirt_13000000_ckvirt_16800000_ckvirt_19200000_ckvirt_20000000_ckvirt_26000000_ckvirt_27000000_ckvirt_38400000_cksys_clkin2usb_otg_clkin_ckvideo1_clkin_ckvideo1_m2_clkin_ckvideo2_clkin_ckvideo2_m2_clkin_ckdpll_abe_ckdpll_abe_x2_ckdpll_abe_m2x2_ckabe_clkdpll_abe_m2_ckdpll_abe_m3x2_ckdpll_core_byp_muxdpll_core_ckdpll_core_x2_ckdpll_core_h12x2_ckmpu_dpll_hs_clk_divdpll_mpu_ckdpll_mpu_m2_ckmpu_dclk_divdsp_dpll_hs_clk_divdpll_dsp_byp_muxdpll_dsp_ckdpll_dsp_m2_ckiva_dpll_hs_clk_divdpll_iva_byp_muxdpll_iva_ckdpll_iva_m2_ckiva_dclkdpll_gpu_byp_muxdpll_gpu_ckdpll_gpu_m2_ckdpll_core_m2_ckcore_dpll_out_dclk_divdpll_ddr_byp_muxdpll_ddr_ckdpll_ddr_m2_ckdpll_gmac_byp_muxdpll_gmac_ckdpll_gmac_m2_ckvideo2_dclk_divvideo1_dclk_divhdmi_dclk_divper_dpll_hs_clk_divusb_dpll_hs_clk_diveve_dpll_hs_clk_divdpll_eve_byp_muxdpll_eve_ckdpll_eve_m2_ckeve_dclk_divdpll_core_h13x2_ckdpll_core_h14x2_ckdpll_core_h22x2_ckdpll_core_h23x2_ckdpll_core_h24x2_ckdpll_ddr_x2_ckdpll_ddr_h11x2_ckdpll_dsp_x2_ckdpll_dsp_m3x2_ckdpll_gmac_x2_ckdpll_gmac_h11x2_ckdpll_gmac_h12x2_ckdpll_gmac_h13x2_ckdpll_gmac_m3x2_ckgmii_m_clk_divhdmi_clk2_divhdmi_div_clkl3_iclk_divl4_root_clk_divvideo1_clk2_divvideo1_div_clkvideo2_clk2_divvideo2_div_clkdummy_ckcm_core_aon_clockdomainsmpu_cmmpu_clkctrldsp1_cmdsp1_clkctrlipu_cmipu1_clkctrlipu_clkctrldsp2_cmdsp2_clkctrlrtc_cmrtc_clkctrlvpe_cmvpe_clkctrlcm_corecm_core_clocksdpll_pcie_ref_ckdpll_pcie_ref_m2ldo_ckapll_pcie_in_clk_muxapll_pcie_ckoptfclk_pciephy_divapll_pcie_clkvcoldoapll_pcie_clkvcoldo_divapll_pcie_m2_ckdpll_per_byp_muxdpll_per_ckdpll_per_m2_ckfunc_96m_aon_dclk_divdpll_usb_byp_muxdpll_usb_ckdpll_usb_m2_ckdpll_pcie_ref_m2_ckdpll_per_x2_ckdpll_per_h11x2_ckdpll_per_h12x2_ckdpll_per_h13x2_ckdpll_per_h14x2_ckdpll_per_m2x2_ckdpll_usb_clkdcoldofunc_128m_clkfunc_12m_fclkfunc_24m_clkfunc_48m_fclkfunc_96m_fclkl3init_60m_fclkclkout2_clkl3init_960m_gfclkusb_phy1_always_on_clk32kusb_phy2_always_on_clk32kusb_phy3_always_on_clk32kgpu_core_gclk_muxgpu_hyd_gclk_muxl3instr_ts_gclk_divvip1_gclk_muxvip2_gclk_muxvip3_gclk_muxcm_core_clockdomainscoreaon_clkdmcoreaon_cmcoreaon_clkctrll3main1_cml3main1_clkctrlipu2_cmipu2_clkctrldma_cmdma_clkctrlemif_cmemif_clkctrlatl_cmatl_clkctrll4cfg_cml4cfg_clkctrll3instr_cml3instr_clkctrliva_cmiva_clkctrlcam_cmcam_clkctrldss_cmdss_clkctrlgpu_cmgpu_clkctrll3init_cml3init_clkctrlpcie_clkctrlgmac_clkctrll4per_cml4per_clkctrll4sec_clkctrll4per2_clkctrll4per3_clkctrlsdmausb2_phy1usb2_phy2usb3_phy1pcie1_phypcie2_physata_phymailbox1hwspinlocksatal4_wkupcounter32kprmprm_clockssys_clkin1abe_dpll_sys_clk_muxabe_dpll_bypass_clk_muxabe_dpll_clk_muxabe_24m_fclkaess_fclkabe_giclk_divabe_lp_clk_divabe_sys_clk_divadc_gfclk_muxsys_clk1_dclk_divsys_clk2_dclk_divper_abe_x1_dclk_divdsp_gclk_divgpu_dclkemif_phy_dclk_divgmac_250m_dclk_divgmac_main_clkl3init_480m_dclk_divusb_otg_dclk_divsata_dclk_divpcie2_dclk_divpcie_dclk_divemu_dclk_divsecure_32k_dclk_divclkoutmux0_clk_muxclkoutmux1_clk_muxclkoutmux2_clk_muxcustefuse_sys_gfclk_diveve_clkhdmi_dpll_clk_muxmlb_clkmlbp_clkper_abe_x1_gfclk2_divtimer_sys_clk_divvideo1_dpll_clk_muxvideo2_dpll_clk_muxwkupaon_iclk_muxprm_clockdomainswkupaon_cmwkupaon_clkctrlprm_mpuprm_dsp1prm_ipuprm_coreaonprm_coreprm_ivaprm_camprm_dssprm_gpuprm_l3initprm_l4perprm_custefuseprm_wkupaonprm_dsp2prm_eve1prm_eve2prm_eve3prm_eve4prm_rtcprm_vpescm_wkupgpio1wdt2timer1_targettimer1timer12uart10dcan1l4_per1uart3timer2timer3_targettimer3timer4_targettimer4timer9gpio7_targetgpio7gpio8gpio2_targetgpio2gpio3_targetgpio3gpio4gpio5gpio6mcp_rtcuart5uart6uart1uart2uart4tps659038smps12_regsmps3_regsmps45_regsmps6_regsmps8_regldo1_regldo2_regldo3_regldo4_regldo9_regldoln_regldousb_regregen1tps659038_rtctps659038_pwr_buttontps659038_gpioextcon_usb2tmp102tlv320aic3104eepromelmi2c5timer10timer11rngmcspi1mcspi2mmc1des_targetdesmmc3hdqw1wmmc2mcspi3mcspi4mmc4l4_per2uart7uart8uart9atl_tmatlepwmss0ecap0ehrpwm0epwmss1ecap1ehrpwm1epwmss2ecap2ehrpwm2mcasp1mcasp2mcasp3mcasp4mcasp5mcasp6mcasp7mcasp8dcan2mac_swcpsw_port1cpsw_port2davinci_mdio_swphy0l4_per3mailbox13timer5timer6timer7timer8timer13timer14timer15_targettimer15timer16_targettimer16rtctargetmailbox2mailbox3mailbox4mailbox5mbox_ipu1_ipc3xmbox_dsp1_ipc3xmailbox6mbox_ipu2_ipc3xmbox_dsp2_ipc3xmailbox7mailbox8mailbox9mailbox10mailbox11mailbox12omap_dwc3_1usb1omap_dwc3_2usb3_tmomap_dwc3_3usb3usb4_tmomap_dwc3_4usb4axi0pcie1_rcpcie1_intcpcie1_epaxi1pcie2_rcpcie2_intcocmcram1ocmcram2ocmcram3bandgapdsp1_systemdra7_iodelay_coremmc1_iodelay_ddr_rev11_confmmc1_iodelay_ddr_rev20_confmmc1_iodelay_sdr104_rev11_confmmc1_iodelay_sdr104_rev20_confmmc2_iodelay_hs200_rev11_confmmc2_iodelay_hs200_rev20_confmmc2_iodelay_ddr_3_3v_rev11_confmmc2_iodelay_ddr_1_8v_rev11_confmmc3_iodelay_manual1_rev11_confmmc3_iodelay_manual1_rev20_confmmc4_iodelay_ds_rev11_confmmc4_iodelay_ds_rev20_confmmc4_iodelay_sdr12_hs_sdr25_rev11_confmmc4_iodelay_sdr12_hs_sdr25_rev20_confedmaedma_tptc0edma_tptc1ipu1ipu2mmu0_dsp1mmu1_dsp1mmu_ipu1mmu_ipu2abb_mpuabb_ivahdabb_dspeveabb_gpuqspigpmccrossbar_mpuhdmihdmi_outbb2daes1_targetaes1aes2_targetaes2sham1_targetsham1sham2_targetsham2iva_hd_targetopp_supply_mpudsp2_systemmmu0_dsp2mmu1_dsp2pruss1_tmpruss1pruss1_mempruss1_cfgpruss1_iepclk_muxpruss1_mii_rtpruss1_intcpru1_0pru1_1pruss1_mdiopruss2_tmpruss2pruss2_mempruss2_cfgpruss2_iepclk_muxpruss2_mii_rtpruss2_intcpru2_0pru2_1pruss2_mdiothermal_zonescpu_thermalcpu_tripscpu_alert0cpu_critcpu_alert1cpu_cooling_mapsgpu_thermalgpu_critcore_thermalcore_critdspeve_thermaldspeve_critiva_thermaliva_critboard_thermalboard_tripsboard_alert0board_critboard_cooling_mapsmain_12v0evm_5v0ipu2_memory_regiondsp1_memory_regionipu1_memory_regiondsp2_memory_regionvdd_3v3aic_dvddvtt_fixedgpio_fanhdmi0hdmi_connector_intpd12s015tpd12s015_intpd12s015_outsound0sound0_masterdisplay1linux,codebacklightenable-gpiosbrightness-levelsdefault-brightness-levelpwmsattb-gpioreset-gpiotouchscreen-size-xtouchscreen-size-ydata-lines