ZB8Ux(U@xlnx,zynqmp-zc1751xlnx,zynqmp &ZynqMP zc1751-xm018-dc4cpus cpu@0arm,cortex-a53,cpu8psciFZ^n cpu@1arm,cortex-a53,cpu8psciZF^ncpu@2arm,cortex-a53,cpu8psciZF^ncpu@3arm,cortex-a53,cpu8psciZF^n l2-cachecacheidle-statespscicpu-sleep-0arm,idle-state@,X'opp-table-cpuoperating-points-v2opp00G!B@/ opp01#E!B@/ opp02׃!B@/ opp03!B@/ reserved-memory @memory@3ed00000GZ>memory@3ef00000GZ>zynqmp_ipiNxlnx,zynqmp-ipi-mailboxY j#u @mailbox@ff9905c0N@Z    Xlocal_request_regionlocal_response_regionremote_request_regionremote_response_regionu dccarm,dcc disabledNpmuarm,armv8-pmuv3Y0j psci arm,psci-0.2?smcfirmwarezynqmp-firmwarexlnx,zynqmp-firmware?smcNzynqmp-powerNxlnx,zynqmp-powerY j# txrxnvmem_firmwarexlnx,zynqmp-nvmem-fw soc_revision@0Zpcapxlnx,zynqmp-pcap-fpgazynqmp-aesxlnx,zynqmp-aesreset-controllerxlnx,zynqmp-resetpinctrlxlnx,zynqmp-pinctrl disabledgpioxlnx,zynqmp-gpio-modepinclock-controllerNxlnx,zynqmp-clk A pss_ref_clkvideo_clkpss_alt_ref_clkaux_ref_clkgt_crx_ref_clktimerarm,armv8-timerY0j   fpga-full fpga-region @remoteprocxlnx,zynqmp-r5fss"r5f-0xlnx,zynqmp-r5f4Br5f-1xlnx,zynqmp-r5f4Baxi simple-busN @can@ff060000xlnx,zynq-can-1.0okay  can_clkpclkZ jYP@^@4/?can@ff070000xlnx,zynq-can-1.0okay  can_clkpclkZ jYP@^@40@cci@fd6e0000 arm,cci-400 disabledZn@n pmu@9000arm,cci-400-pmu,r1ZPY<j{{{{{dma-controller@fd500000okayxlnx,zynqmp-dma-1.0ZPY j| clk_mainclk_apblw4*dma-controller@fd510000okayxlnx,zynqmp-dma-1.0ZQY j} clk_mainclk_apblw4*dma-controller@fd520000okayxlnx,zynqmp-dma-1.0ZRY j~ clk_mainclk_apblw4*dma-controller@fd530000okayxlnx,zynqmp-dma-1.0ZSY j clk_mainclk_apblw4*dma-controller@fd540000okayxlnx,zynqmp-dma-1.0ZTY j clk_mainclk_apblw4*dma-controller@fd550000okayxlnx,zynqmp-dma-1.0ZUY j clk_mainclk_apblw4*dma-controller@fd560000okayxlnx,zynqmp-dma-1.0ZVY j clk_mainclk_apblw4*dma-controller@fd570000okayxlnx,zynqmp-dma-1.0ZWY j clk_mainclk_apblw4*interrupt-controller@f9010000 arm,gic-400@ZY j gpu@fd4b0000okayxlnx,zynqmp-maliarm,mali-400ZKYHjgpgpmmupp0ppmmu0pp1ppmmu1  buscore4:dma-controller@ffa80000okayxlnx,zynqmp-dma-1.0ZY jM clk_mainclk_apblw@h4+Ddma-controller@ffa90000okayxlnx,zynqmp-dma-1.0ZY jN clk_mainclk_apblw@i4+Ddma-controller@ffaa0000okayxlnx,zynqmp-dma-1.0ZY jO clk_mainclk_apblw@j4+Ddma-controller@ffab0000okayxlnx,zynqmp-dma-1.0ZY jP clk_mainclk_apblw@k4+Ddma-controller@ffac0000okayxlnx,zynqmp-dma-1.0ZY jQ clk_mainclk_apblw@l4+Ddma-controller@ffad0000okayxlnx,zynqmp-dma-1.0ZY jR clk_mainclk_apblw@m4+Ddma-controller@ffae0000okayxlnx,zynqmp-dma-1.0ZY jS clk_mainclk_apblw@n4+Ddma-controller@ffaf0000okayxlnx,zynqmp-dma-1.0ZY jT clk_mainclk_apblw@o4+Dmemory-controller@fd070000xlnx,zynqmp-ddrc-2.40aZY jpnand-controller@ff100000-xlnx,zynqmp-nand-controllerarasan,nfc-v3p10 disabledZ controllerbusY j r4,<ethernet@ff0b0000xlnx,zynqmp-gemcdns,gemokayYj99Z   pclkhclktx_clkrx_clktsu_clk t4 gem0_rst(h-1,, rgmii-idethernet-phy@0Zethernet-phy@7Zethernet-phy@3Zethernet-phy@8Zethernet@ff0c0000xlnx,zynqmp-gemcdns,gemokayYj;;Z   pclkhclktx_clkrx_clktsu_clk u4 gem1_rst(i.2,, rgmii-idethernet@ff0d0000xlnx,zynqmp-gemcdns,gemokayYj==Z   pclkhclktx_clkrx_clktsu_clk v4 gem2_rst(j/3,, rgmii-idethernet@ff0e0000xlnx,zynqmp-gemcdns,gemokayYj??Z  pclkhclktx_clkrx_clktsu_clk w4   gem3_rst(k04,, rgmii-idgpio@ff0a0000xlnx,zynqmp-gpio-1.0okayY jZ 4.i2c@ff020000cdns,i2c-r1p14okayY jZ 4%=i2c@ff030000cdns,i2c-r1p14okayY jZ 4&>pcie@fd0e0000xlnx,nwl-pcie-2.11 disabled  ,pciY<jvutsrmiscdummyintxmsi1msi00ZHbregpciregcfg8@C$.`A4;legacy-interrupt-controller spi@ff0f0000Nxlnx,zynqmp-qspi-1.0okay  ref_clkpclk jYO Z s4-5flash@0m25p80jedec,spi-nor ZVgxophy@fd400000xlnx,zynqmp-psgtr-v1.1 disabled Z@= serdessiourtc@ffa60000xlnx,zynqmp-rtcokayZYj alarmsecahci@fd0c0000ceva,ahci-1v84 disabledZ Y j4 mmc@ff160000N#xlnx,zynqmp-8.9aarasan,sdhci-8.9a disabledY j0Z clk_xinclk_ahbpclk_out_sd0clk_in_sd04'&66mmc@ff170000N#xlnx,zynqmp-8.9aarasan,sdhci-8.9a disabledY j1Z clk_xinclk_ahbqclk_out_sd1clk_in_sd14('77iommu@fd800000 arm,mmu-500Z disabledYjspi@ff040000cdns,spi-r1p6 disabledY jZ  ref_clkpclk 4#:spi@ff050000cdns,spi-r1p6 disabledY jZ  ref_clkpclk 4$;timer@ff110000 cdns,ttc disabledY$j$%&Z 4timer@ff120000 cdns,ttc disabledY$j'()Z 4timer@ff130000 cdns,ttc disabledY$j*+,Z 4timer@ff140000 cdns,ttc disabledY$j-./Z 4serial@ff000000N!xlnx,zynqmp-uartcdns,uart-r1p12okayY jZ uart_clkpclk4!8serial@ff010000N!xlnx,zynqmp-uartcdns,uart-r1p12okayY jZ uart_clkpclk4"9usb@ff9d0000  disabledxlnx,zynqmp-dwc3Z4;=?usb_crstusb_hibrstusb_apbrst @usb@fe200000 snps,dwc3Z Yhostperipheralotg$jAAE bus_earlyref`  "usb@ff9e0000  disabledxlnx,zynqmp-dwc3Z4<>@usb_crstusb_hibrstusb_apbrst@usb@fe300000 snps,dwc3Z0Yhostperipheralotg$jFFJ bus_earlyrefa !"watchdog@fd4d0000cdns,wdt-r1p2okayY jqZM+<7Kwatchdog@ff150000cdns,wdt-r1p2 disabledY j4Z+ pams@ffa50000xlnx,zynqmp-ams disabledY j8Z H@Fams-ps@0xlnx,zynqmp-ams-ps disabledZams-pl@400xlnx,zynqmp-ams-pl disabledZ dma-controller@fd4c0000xlnx,zynqmp-dpdmaokayZL jzY axi_clk4)ldisplay@fd4a0000Nxlnx,zynqmp-dpsub-1.7okay@ZJJJJdpblendav_bufaud jwY* dp_apb_clkdp_aud_clkdp_vtc_pixel_clk_in4)Zvid0vid1vid2gfx0 dports port@0Zport@1Zport@2Zport@3Zport@4Zport@5Zpss_ref_clkN fixed-clockU video_clkN fixed-clock pss_alt_ref_clkN fixed-clock gt_crx_ref_clkN fixed-clockoaux_ref_clkN fixed-clockaliasesi/axi/ethernet@ff0b0000s/axi/ethernet@ff0c0000}/axi/ethernet@ff0d0000/axi/ethernet@ff0e0000/axi/i2c@ff020000/axi/i2c@ff030000/axi/rtc@ffa60000/axi/serial@ff000000/axi/serial@ff010000/axi/spi@ff0f0000chosen earlyconserial0:115200n8memory@0,memory Z compatible#address-cells#size-cellsmodeldevice_typeenable-methodoperating-points-v2regcpu-idle-statesnext-level-cacheclocksphandlecache-levelcache-unifiedentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsrangesno-mapbootph-allinterrupt-parentinterruptsxlnx,ipi-idreg-names#mbox-cellsstatusinterrupt-affinity#power-domain-cellsmboxesmbox-names#reset-cellsgpio-controller#gpio-cells#clock-cellsclock-namesfpga-mgrxlnx,cluster-modepower-domainsmemory-regiontx-fifo-depthrx-fifo-depth#dma-cellsxlnx,bus-widthiommus#interrupt-cellsinterrupt-controllerinterrupt-namesresetsreset-namesassigned-clocksphy-modephy-handleclock-frequencymsi-controllermsi-parentbus-rangeinterrupt-map-maskinterrupt-mapnum-csspi-tx-bus-widthspi-rx-bus-widthspi-max-frequency#phy-cellscalibrationclock-output-names#iommu-cells#global-interruptstimer-widthreset-gpiossnps,quirk-frame-length-adjustmentsnps,resume-hs-terminationstimeout-secreset-on-timeout#io-channel-cellsdma-namesdmasethernet0ethernet1ethernet2ethernet3i2c0i2c1rtc0serial0serial1spi0bootargsstdout-path