8h(0hisilicon,hip07-d05 +&7Hisilicon Hip07 D05 Development Boardpsci arm,psci-0.2=smccpus+cpu-mapcluster0core0Dcore1Dcore2Dcore3Dcluster1core0Dcore1Dcore2Dcore3D cluster2core0D core1D core2D core3D cluster3core0Dcore1Dcore2Dcore3Dcluster4core0Dcore1Dcore2Dcore3Dcluster5core0Dcore1Dcore2Dcore3Dcluster6core0Dcore1Dcore2Dcore3Dcluster7core0Dcore1Dcore2D core3D!cluster8core0D"core1D#core2D$core3D%cluster9core0D&core1D'core2D(core3D)cluster10core0D*core1D+core2D,core3D-cluster11core0D.core1D/core2D0core3D1cluster12core0D2core1D3core2D4core3D5cluster13core0D6core1D7core2D8core3D9cluster14core0D:core1D;core2D<core3D=cluster15core0D>core1D?core2D@core3DAcpu@10000Hcpuarm,cortex-a72TXpscifBwcpu@10001Hcpuarm,cortex-a72TXpscifBwcpu@10002Hcpuarm,cortex-a72TXpscifBwcpu@10003Hcpuarm,cortex-a72TXpscifBwcpu@10100Hcpuarm,cortex-a72TXpscifCwcpu@10101Hcpuarm,cortex-a72TXpscifCwcpu@10102Hcpuarm,cortex-a72TXpscifCwcpu@10103Hcpuarm,cortex-a72TXpscifCw cpu@10200Hcpuarm,cortex-a72TXpscifDw cpu@10201Hcpuarm,cortex-a72TXpscifDw cpu@10202Hcpuarm,cortex-a72TXpscifDw cpu@10203Hcpuarm,cortex-a72TXpscifDw cpu@10300Hcpuarm,cortex-a72TXpscifEwcpu@10301Hcpuarm,cortex-a72TXpscifEwcpu@10302Hcpuarm,cortex-a72TXpscifEwcpu@10303Hcpuarm,cortex-a72TXpscifEwcpu@30000Hcpuarm,cortex-a72TXpscifFwcpu@30001Hcpuarm,cortex-a72TXpscifFwcpu@30002Hcpuarm,cortex-a72TXpscifFwcpu@30003Hcpuarm,cortex-a72TXpscifFwcpu@30100Hcpuarm,cortex-a72TXpscifGwcpu@30101Hcpuarm,cortex-a72TXpscifGwcpu@30102Hcpuarm,cortex-a72TXpscifGwcpu@30103Hcpuarm,cortex-a72TXpscifGwcpu@30200Hcpuarm,cortex-a72TXpscifHwcpu@30201Hcpuarm,cortex-a72TXpscifHwcpu@30202Hcpuarm,cortex-a72TXpscifHwcpu@30203Hcpuarm,cortex-a72TXpscifHwcpu@30300Hcpuarm,cortex-a72TXpscifIwcpu@30301Hcpuarm,cortex-a72TXpscifIwcpu@30302Hcpuarm,cortex-a72TXpscifIw cpu@30303Hcpuarm,cortex-a72TXpscifIw!cpu@50000Hcpuarm,cortex-a72TXpscifJw"cpu@50001Hcpuarm,cortex-a72TXpscifJw#cpu@50002Hcpuarm,cortex-a72TXpscifJw$cpu@50003Hcpuarm,cortex-a72TXpscifJw%cpu@50100Hcpuarm,cortex-a72TXpscifKw&cpu@50101Hcpuarm,cortex-a72TXpscifKw'cpu@50102Hcpuarm,cortex-a72TXpscifKw(cpu@50103Hcpuarm,cortex-a72TXpscifKw)cpu@50200Hcpuarm,cortex-a72TXpscifLw*cpu@50201Hcpuarm,cortex-a72TXpscifLw+cpu@50202Hcpuarm,cortex-a72TXpscifLw,cpu@50203Hcpuarm,cortex-a72TXpscifLw-cpu@50300Hcpuarm,cortex-a72TXpscifMw.cpu@50301Hcpuarm,cortex-a72TXpscifMw/cpu@50302Hcpuarm,cortex-a72TXpscifMw0cpu@50303Hcpuarm,cortex-a72TXpscifMw1cpu@70000Hcpuarm,cortex-a72TXpscifNw2cpu@70001Hcpuarm,cortex-a72TXpscifNw3cpu@70002Hcpuarm,cortex-a72TXpscifNw4cpu@70003Hcpuarm,cortex-a72TXpscifNw5cpu@70100Hcpuarm,cortex-a72TXpscifOw6cpu@70101Hcpuarm,cortex-a72TXpscifOw7cpu@70102Hcpuarm,cortex-a72TXpscifOw8cpu@70103Hcpuarm,cortex-a72TXpscifOw9cpu@70200Hcpuarm,cortex-a72TXpscifPw:cpu@70201Hcpuarm,cortex-a72TXpscifPw;cpu@70202Hcpuarm,cortex-a72TXpscifPw<cpu@70203Hcpuarm,cortex-a72TXpscifPw=cpu@70300Hcpuarm,cortex-a72TXpscifQw>cpu@70301Hcpuarm,cortex-a72TXpscifQw?cpu@70302Hcpuarm,cortex-a72TXpscifQw@cpu@70303Hcpuarm,cortex-a72TXpscifQwAl2-cache0cacheBl2-cache1cacheCl2-cache2cacheDl2-cache3cacheEl2-cache4cacheFl2-cache5cacheGl2-cache6cacheHl2-cache7cacheIl2-cache8cacheJl2-cache9cacheKl2-cache10cacheLl2-cache11cacheMl2-cache12cacheNl2-cache13cacheOl2-cache14cachePl2-cache15cacheQinterrupt-controller@4d000000 arm,gic-v3+TMM@m@M@m@  msi-controller@4c000000arm,gic-v3-its TLmsi-controller@6c000000arm,gic-v3-its TlRmsi-controller@c6000000arm,gic-v3-its TSmsi-controller@8c6000000arm,gic-v3-its TTmsi-controller@4004c000000arm,gic-v3-its TLmsi-controller@4006c000000arm,gic-v3-its Tlmsi-controller@400c6000000arm,gic-v3-its TUmsi-controller@408c6000000arm,gic-v3-its TVtimerarm,armv8-timer0   pmuarm,cortex-a72-pmu interrupt-controller@60080000hisilicon,mbigen-v2T`uart_intc$R /[interrupt-controller@a0080000hisilicon,mbigen-v2Tintc_pcie2_a$S/ nintc_sas1$S/lintc_sas2$S@/mintc_smmu_pcie$S /intc_usb$S/\interrupt-controller@d0080000hisilicon,mbigen-v2Tintc_sec$S/!ointc_smmu_alg$S /Winterrupt-controller@8,d0080000hisilicon,mbigen-v2Tintc_sec$T$/!qintc_smmu_alg$T+/Xinterrupt-controller@400,d0080000hisilicon,mbigen-v2Tintc_sec$UD/!sintc_smmu_alg$UK/Yinterrupt-controller@408,d0080000hisilicon,mbigen-v2Tintc_sec$Vd/!uintc_smmu_alg$Vk/Zinterrupt-controller@c0080000hisilicon,mbigen-v2Tintc_dsaf0$S/^intc-roce$S /"iintc-sas0$S /jintc_smmu_dsa$S /iommu@a0040000 arm,smmu-v3T8ER pdisablediommu@d0040000 arm,smmu-v3T Wweventqgerrorpriq8ERpiommu@8d0040000 arm,smmu-v3T Xweventqgerrorpriq8ERriommu@400d0040000 arm,smmu-v3T Yweventqgerrorpriq8ERtiommu@408d0040000 arm,smmu-v3T Zweventqgerrorpriq8ERvsoc simple-bus+isa@a01b0000hisilicon,hip07-lpc+Tbt@e4ipmi-btHipmi Tpokayserial@602b0000arm,sbsa-uartT`+ ['pokayusb@a7030000 generic-ohciT \Epokayusb@a7020000 generic-ehciT \Epokaysub_ctrl_c@60000000hisilicon,peri-subctrlsysconT`]dsa_subctrl@c0000000hisilicon,dsa-subctrlsysconT_dsa_cpld@78000010sysconTxapcie_subctl@a0000000"hisilicon,pcie-sas-subctrlsysconTksds_ctrl@c2200000sysconT `mdio@603c0000hisilicon,hns-mdioT`<]8 8SZ+ethernet-phy@0ethernet-phy-ieee802.3-c22Tbethernet-phy@1ethernet-phy-ieee802.3-c22Tcdsa@c7000000+hisilicon,hns-dsaf-v2 6port-16rss T`ppe-basedsaf-base ^_ @ABCDEFGHIJKLMNOPQRSTUVWX      !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~      !"#$%&'()*+,-./0123456789:;<=>?Edport@0T`a .:fiberport@1T`a .:fiberport@4TEb` .:copperport@5TEc` .:copperethernet@4hisilicon,hns-nic-v2PdZipokayEgethernet@5hisilicon,hns-nic-v2PdZipokayEhethernet@0hisilicon,hns-nic-v2PdZipokayEeethernet@1hisilicon,hns-nic-v2PdZipokayEfinfiniband@c4000000hisilicon,hns-roce-v1TE{efghd+ i5whns-roce-comp-0hns-roce-comp-1hns-roce-comp-2hns-roce-comp-3hns-roce-comp-4hns-roce-comp-5hns-roce-comp-6hns-roce-comp-7hns-roce-comp-8hns-roce-comp-9hns-roce-comp-10hns-roce-comp-11hns-roce-comp-12hns-roce-comp-13hns-roce-comp-14hns-roce-comp-15hns-roce-comp-16hns-roce-comp-17hns-roce-comp-18hns-roce-comp-19hns-roce-comp-20hns-roce-comp-21hns-roce-comp-22hns-roce-comp-23hns-roce-comp-24hns-roce-comp-25hns-roce-comp-26hns-roce-comp-27hns-roce-comp-28hns-roce-comp-29hns-roce-comp-30hns-roce-comp-31hns-roce-asynchns-roce-commonsas@c3000000hisilicon,hip07-sas-v2TP _ `Z08E j@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~YZ[\]^_`abcdefghijklmnopqrstuvwx pdisabledsas@a2000000hisilicon,hip07-sas-v2TP k Z E l@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_pokaysas@a3000000hisilicon,hip07-sas-v2TP k Zp E m     `abcdefghijklmnopqrstuvwxyz{|}~ pdisabledpcie@a00a0000hisilicon,hip07-pcie-ecam T &S.+HpciE8;pNnnnnpokaycrypto@d2000000hisilicon,hip07-sec T      o\pE@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`crypto@8,d2000000hisilicon,hip07-sec T      q\rE@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`crypto@400,d2000000hisilicon,hip07-sec T      s\tE@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`crypto@408,d2000000hisilicon,hip07-sec T      u\vE@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`memory@0HmemoryT@wdistance-mapnuma-distance-map-v1c    aliasess/soc/serial@602b0000chosen{serial0:115200n8 compatibleinterrupt-parent#address-cells#size-cellsmodelmethodcpudevice_typeregenable-methodnext-level-cachenuma-node-idphandlecache-levelcache-unified#interrupt-cellsrangesinterrupt-controller#redistributor-regionsredistributor-strideinterruptsmsi-controller#msi-cellsmsi-parentnum-pins#iommu-cellsdma-coherenthisilicon,broken-prefetch-cmdstatusinterrupt-namescurrent-speedreg-io-widthsubctrl-vbasemodereg-namessubctrl-sysconreset-field-offsetdesc-numbuf-sizeserdes-sysconcpld-sysconport-rst-offsetport-mode-offsetmc-mac-maskmedia-typephy-handleae-handleport-idx-in-aelocal-mac-addresseth-handledsaf-handlenode-guidsas-addrhisilicon,sas-sysconctrl-reset-regctrl-reset-sts-regctrl-clock-ena-regqueue-countphy-counthip06-sas-v2-quirk-amtbus-rangemsi-mapmsi-map-maskinterrupt-map-maskinterrupt-mapiommusdistance-matrixserial0stdout-path