683(3,Ippo Q8H Dual Core Tablet (v5) 2ippo,q8h-v5allwinner,sun8i-a23chosen=Dserial0:115200n8framebuffer@002allwinner,simple-framebuffersimple-framebuffer Pde_be0-lcd0c jdisabledaliasesq/soc@01c00000/serial@01f02800memoryymemory@@timer2arm,armv7-timer0   n6cpusallwinner,sun8i-a23cpu@02arm,cortex-a7ycpucpu@12arm,cortex-a7ycpuclocks=osc24M_clk 2fixed-clockn6osc24Mosc32k_clk 2fixed-clockosc32kclk@01c200002allwinner,sun8i-a23-pll1-clkcpll1pll5_clk 2fixed-clockpll5  clk@01c200282allwinner,sun6i-a31-pll6-clk(c pll6pll6x2cpu_clk@01c200502allwinner,sun4i-a10-cpu-clkPccpuaxi_clk@01c200502allwinner,sun8i-a23-axi-clkPcaxiahb1_clk@01c200542allwinner,sun6i-a31-ahb1-clkTcahb1apb1_clk@01c200542allwinner,sun4i-a10-apb0-clkTcapb1  clk@01c20060#2allwinner,sun8i-a23-ahb1-gates-clk`cahb1_mipidsiahb1_dmaahb1_mmc0ahb1_mmc1ahb1_mmc2ahb1_nandahb1_sdramahb1_hstimerahb1_spi0ahb1_spi1ahb1_otgahb1_ehciahb1_ohciahb1_veahb1_lcdahb1_csiahb1_beahb1_feahb1_gpuahb1_spinlockahb1_drc  clk@01c20068#2allwinner,sun8i-a23-apb1-gates-clkhc .apb1_codecapb1_pioapb1_daudio0apb1_daudio1clk@01c200582allwinner,sun4i-a10-apb1-clkXcapb2  clk@01c2006c#2allwinner,sun8i-a23-apb2-gates-clklc Uapb2_i2c0apb2_i2c1apb2_i2c2apb2_uart0apb2_uart1apb2_uart2apb2_uart3apb2_uart4clk@01c200882allwinner,sun4i-a10-mmc-clk cmmc0mmc0_outputmmc0_sampleclk@01c2008c2allwinner,sun4i-a10-mmc-clk cmmc1mmc1_outputmmc1_sampleclk@01c200902allwinner,sun4i-a10-mmc-clk cmmc2mmc2_outputmmc2_sampleclk@01c200cc2allwinner,sun8i-a23-usb-clkc2usb_phy0usb_phy1usb_hsicusb_hsic_12Musb_ohci0clk@01c2015c2allwinner,sun8i-a23-mbus-clk\c mbussoc@01c00000 2simple-bus=dma-controller@01c020002allwinner,sun8i-a23-dma  2c  mmc@01c0f0002allwinner,sun5i-a13-mmc c #ahbmmcoutputsample /ahb <jokay;defaultIS_irmmc@01c100002allwinner,sun5i-a13-mmc c #ahbmmcoutputsample /ahb = jdisabledmmc@01c110002allwinner,sun5i-a13-mmc c #ahbmmcoutputsample /ahb > jdisabledpinctrl@01c20800c~2allwinner,sun8i-a23-pinctrl$ uart0@0PF2PF4uart0mmc0@0PF0PF1PF2PF3PF4PF5mmc0mmc1@0PG0PG1PG2PG3PG4PG5mmc1mmc2_8bit.PC5PC6PC8PC9PC10PC11PC12PC13PC14PC15mmc2i2c0@0PH2PH3i2c0i2c1@0PH4PH5i2c1i2c2@0 PE12PE13i2c2ahci_pwr_pin@0PB8 gpio_out""usb0_vbus_pin@0PB9 gpio_out##usb1_vbus_pin@0PH6 gpio_out$$usb2_vbus_pin@0PH3 gpio_out%%mmc0_cd_pin@0PB4gpio_inreset@01c202c0 2allwinner,sun6i-a31-clock-reset   reset@01c202d0 2allwinner,sun6i-a31-clock-resetreset@01c202d8 2allwinner,sun6i-a31-clock-resettimer@01c20c002allwinner,sun4i-a10-timer cwatchdog@01c20ca02allwinner,sun6i-a31-wdt  lradc@01c228002allwinner,sun4i-a10-lradc-keys( jokaybutton@200 Volume Ups  @button@400 Volume Downr serial@01c280002snps,dw-apb-uart€ 'c49rxtx jdisabledserial@01c284002snps,dw-apb-uart„ 'c49rxtx jdisabledserial@01c288002snps,dw-apb-uartˆ 'c49rxtx jdisabledserial@01c28c002snps,dw-apb-uartŒ 'c4  9rxtx jdisabledserial@01c290002snps,dw-apb-uart 'c4  9rxtx jdisabledi2c@01c2ac002allwinner,sun6i-a31-i2c¬ cjokay;defaultIi2c@01c2b0002allwinner,sun6i-a31-i2c° cjokay;defaultIi2c@01c2b4002allwinner,sun6i-a31-i2c´ cjfailed;defaultIinterrupt-controller@01c81000%2arm,cortex-a7-gicarm,cortex-a15-gic  @ ` C  rtc@01f000002allwinner,sun6i-a31-rtcT()prcm@01f014002allwinner,sun8i-a23-prcmar100_clk2fixed-factor-clockT^car100ahb0_clk2fixed-factor-clockT^cahb0apb0_clk2allwinner,sun8i-a23-apb0-clkcapb0apb0_gates_clk#2allwinner,sun8i-a23-apb0-gates-clkc0apb0_pioapb0_timerapb0_rsbapb0_uartapb0_i2capb0_rst 2allwinner,sun6i-a31-clock-reset  cpucfg@01f01c002allwinner,sun8i-a23-cpuconfigserial@01f028002snps,dw-apb-uart( &'c jokay;defaultI!pinctrl@01f02c002allwinner,sun8i-a23-r-pinctrl, -c ~r_uart@0PL2PL3s_uart!!ahci-5v2regulator-fixed;defaultI"iahci-5vxLK@LK@ jdisabledusb0-vbus2regulator-fixed;defaultI# iusb0-vbusxLK@LK@  jdisabledusb1-vbus2regulator-fixed;defaultI$ iusb1-vbusxLK@LK@ jdisabledusb2-vbus2regulator-fixed;defaultI% iusb2-vbusxLK@LK@ jdisabledvcc3v02regulator-fixedivcc3v0x--vcc3v32regulator-fixedivcc3v3x2Z2Zvcc5v02regulator-fixedivcc5v0xLK@LK@ #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusserial0device_typereginterruptsclock-frequencyarm,cpu-registers-not-fw-configuredenable-method#clock-cellsclock-output-nameslinux,phandle#reset-cellsresets#dma-cellsclock-namesreset-namespinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpioscd-invertedgpio-controllerinterrupt-controller#gpio-cellsallwinner,pinsallwinner,functionallwinner,driveallwinner,pullvref-supplylabellinux,codechannelvoltagereg-shiftreg-io-widthdmasdma-names#interrupt-cellsclock-divclock-multregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpio