>8; (:,Olimex A13-Olinuxino)2olimex,a13-olinuxinoallwinner,sun5i-a13chosen=Dserial0:115200n8framebuffer@002allwinner,simple-framebuffersimple-framebuffer Pde_be0-lcd0c$, jdisabledaliasesq/soc@01c00000/serial@01c28400memoryymemorycpuscpu@0ycpu2arm,cortex-a8c0a\ p / OOO%%clocks=dummy 2fixed-clockclk@01c200502allwinner,sun4i-a10-osc-clkPn6osc24Mclk@0 2fixed-clockosc32kclk@01c200002allwinner,sun4i-a10-pll1-clkcpll1clk@01c200182allwinner,sun4i-a10-pll1-clkcpll4clk@01c200202allwinner,sun4i-a10-pll5-clk cpll5_ddrpll5_otherclk@01c200282allwinner,sun4i-a10-pll6-clk(cpll6_satapll6_otherpll6  cpu@01c200542allwinner,sun4i-a10-cpu-clkTccpuaxi@01c200542allwinner,sun4i-a10-axi-clkTcaxi  ahb@01c200542allwinner,sun5i-a13-ahb-clkTc  ahb )   apb0@01c200542allwinner,sun4i-a10-apb0-clkTc apb0  clk@01c200582allwinner,sun4i-a10-apb1-clkXc apb1  clk@01c2005c"2allwinner,sun4i-a10-axi-gates-clk\c  axi_dramclk@01c200802allwinner,sun4i-a10-mod0-clkc nandclk@01c200842allwinner,sun4i-a10-mod0-clkc msclk@01c200882allwinner,sun4i-a10-mmc-clkc mmc0mmc0_outputmmc0_sampleclk@01c2008c2allwinner,sun4i-a10-mmc-clkc mmc1mmc1_outputmmc1_sampleclk@01c200902allwinner,sun4i-a10-mmc-clkc mmc2mmc2_outputmmc2_sampleclk@01c200982allwinner,sun4i-a10-mod0-clkc tsclk@01c2009c2allwinner,sun4i-a10-mod0-clkc ssclk@01c200a02allwinner,sun4i-a10-mod0-clkc spi0clk@01c200a42allwinner,sun4i-a10-mod0-clkc spi1clk@01c200a82allwinner,sun4i-a10-mod0-clkc spi2clk@01c200b02allwinner,sun4i-a10-mod0-clkc ir0clk@01c200cc@2allwinner,sun5i-a13-usb-clkc usb_ohci0usb_phyclk@01c2015c2allwinner,sun5i-a13-mbus-clk\c mbusclk@01c20060"2allwinner,sun5i-a13-ahb-gates-clk`c ahb_usbotgahb_ehciahb_ohciahb_ssahb_dmaahb_bistahb_mmc0ahb_mmc1ahb_mmc2ahb_nandahb_sdramahb_spi0ahb_spi1ahb_spi2ahb_stimerahb_veahb_lcdahb_csiahb_de_beahb_de_feahb_iepahb_mali400clk@01c20068#2allwinner,sun5i-a13-apb0-gates-clkhc apb0_codecapb0_pioapb0_irclk@01c2006c#2allwinner,sun5i-a13-apb1-gates-clklc 4apb1_i2c0apb1_i2c1apb1_i2c2apb1_uart1apb1_uart3soc@01c00000 2simple-bus=sram-controller@01c00000$2allwinner,sun4i-a10-sram-controller0=sram@00000000 2mmio-sram =sram@00010000 2mmio-sram =sram-section@00002allwinner,sun4i-a10-sram-d jdisableddma-controller@01c020002allwinner,sun4i-a10-dma McXspi@01c050002allwinner,sun4i-a10-spiPM  ccahbmodotrxtx jdisabledspi@01c060002allwinner,sun4i-a10-spi`M  ccahbmodo trxtx jdisabledmmc@01c0f0002allwinner,sun5i-a13-mmc ccahbmmcoutputsampleM jokay~defaultmmc@01c100002allwinner,sun5i-a13-mmc c cahbmmcoutputsampleM! jdisabledmmc@01c110002allwinner,sun5i-a13-mmc c cahbmmcoutputsampleM" jdisabledphy@01c134002allwinner,sun5i-a13-usb-phy4Hphy_ctrlpmu1ccusb_phyusb0_resetusb1_resetjokayusb@01c14000&2allwinner,sun5i-a13-ehcigeneric-ehci@M'cusbjokayusb@01c14400&2allwinner,sun5i-a13-ohcigeneric-ohciDM(cusbjokayspi@01c170002allwinner,sun4i-a10-spipM  ccahbmodotrxtx jdisabledinterrupt-controller@01c204002allwinner,sun4i-a10-ic pinctrl@01c20800Mc/ ?2allwinner,sun5i-a13-pinctrli2c0@0KPB0PB1Zi2c0m}  i2c1@0 KPB15PB16Zi2c1m}!!i2c2@0 KPB17PB18Zi2c2m}""mmc0@0KPF0PF1PF2PF3PF4PF5Zmmc0m}mmc2@0.KPC6PC7PC8PC9PC10PC11PC12PC13PC14PC15Zmmc2m}uart1@0 KPE10PE11Zuart1m}uart1@1KPG3PG4Zuart1m}ahci_pwr_pin@0KPB8 Zgpio_outm}&&usb0_vbus_pin@0KPB9 Zgpio_outm}''usb1_vbus_pin@0KPG11 Zgpio_outm}((usb2_vbus_pin@0KPH3 Zgpio_outm}))mmc0_cd_pin@0KPG0Zgpio_inm}led_pins@0KPG9 Zgpio_outm}**timer@01c20c002allwinner,sun4i-a10-timer Mcwatchdog@01c20c902allwinner,sun4i-a10-wdt lradc@01c228002allwinner,sun4i-a10-lradc-keys(Mjokaybutton@191 Volume Ups*button@392 Volume Downrbutton@601Menu ,?button@795Enter !button@987Homeeeprom@01c238002allwinner,sun4i-a10-sid8rtp@01c250002allwinner,sun5i-a13-tsPM##serial@01c284002snps,dw-apb-uart„Mcjokay~defaultserial@01c28c002snps,dw-apb-uartŒMc jdisabledi2c@01c2ac002allwinner,sun4i-a10-i2c¬Mcjokay~default pmic@342x-powers,axp2094M i2c@01c2b0002allwinner,sun4i-a10-i2c°Mcjokay~default!i2c@01c2b4002allwinner,sun4i-a10-i2c´M cjokay~default"timer@01c600002allwinner,sun5i-a13-hstimerMRScthermal-zonescpu_thermal #cooling-mapsmap0$ %tripscpu_alert0. P:passive$$cpu_crit.: criticalahci-5v2regulator-fixed~default&Eahci-5vTLK@lLK@ jdisabledusb0-vbus2regulator-fixed~default' Eusb0-vbusTLK@lLK@  jdisabledusb1-vbus2regulator-fixed~default( Eusb1-vbusTLK@lLK@ jokayusb2-vbus2regulator-fixed~default) Eusb2-vbusTLK@lLK@ jdisabledvcc3v02regulator-fixedEvcc3v0T-l-vcc3v32regulator-fixedEvcc3v3T2Zl2Zvcc5v02regulator-fixedEvcc5v0TLK@lLK@leds 2gpio-leds~default*power on #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusserial0device_typeregclock-latencyoperating-points#cooling-cellscooling-min-levelcooling-max-levellinux,phandle#clock-cellsclock-frequencyclock-output-namesassigned-clocksassigned-clock-parents#reset-cellsinterrupts#dma-cellsclock-namesdmasdma-namespinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpioscd-inverted#phy-cellsreg-namesresetsreset-namesusb1_vbus-supplyphysphy-namesinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsallwinner,pinsallwinner,functionallwinner,driveallwinner,pullvref-supplylabellinux,codechannelvoltage#thermal-sensor-cellsreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresisregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpiodefault-state