wf8p(pP,firefly,firefly-rk3288-betarockchip,rk3288&7Firefly-RK3288 Betachosenaliases=/i2c@ff650000B/i2c@ff140000G/i2c@ff660000L/i2c@ff150000Q/i2c@ff160000V/i2c@ff170000[/dwmmc@ff0f0000a/dwmmc@ff0c0000g/dwmmc@ff0d0000m/dwmmc@ff0e0000s/serial@ff180000{/serial@ff190000/serial@ff690000/serial@ff1b0000/serial@ff1c0000/spi@ff110000/spi@ff120000/spi@ff130000memorymemoryarm-pmuarm,cortex-a12-pmu0cpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12`@p@ @OOa sB@ ~ ' 9  K 0 @(2.2cpu@501cpuarm,cortex-a12cpu@502cpuarm,cortex-a12cpu@503cpuarm,cortex-a12amba arm,amba-bus6dma-controller@ff250000arm,pl330arm,primecell%@= Hapb_pclk(.dma-controller@ff600000arm,pl330arm,primecell`@= Hapb_pclk Tdisableddma-controller@ffb20000arm,pl330arm,primecell@= Hapb_pclk(M.Moscillator fixed-clock[n6kxin24m~(.timerarm,armv7-timer0   [n6timer@ff810000rockchip,rk3288-timer  H a Htimerpclkdisplay-subsystemrockchip,display-subsystemdwmmc@ff0c0000rockchip,rk3288-dw-mshcрDHbiuciu  @Tokay'default5 ? dwmmc@ff0d0000rockchip,rk3288-dw-mshcрEHbiuciu ! @TokayKU'default 5 ?dwmmc@ff0e0000rockchip,rk3288-dw-mshcрFHbiuciu "@ Tdisableddwmmc@ff0f0000rockchip,rk3288-dw-mshcрGHbiuciu #@TokayKU'default5?csaradc@ff100000rockchip,saradc $pI[Hsaradcapb_pclkTokayspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spiARHspiclkapb_pclk  txrx ,'default5Tokayspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spiBSHspiclkapb_pclk txrx -'default5  Tdisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spiCTHspiclkapb_pclktxrx .'default5!"#$ Tdisabledi2c@ff140000rockchip,rk3288-i2c >Hi2cM'default5%Tokayi2c@ff150000rockchip,rk3288-i2c ?Hi2cO'default5& Tdisabledi2c@ff160000rockchip,rk3288-i2c @Hi2cP'default5'Tokayi2c@ff170000rockchip,rk3288-i2c AHi2cQ'default5(Tokay(S.Sserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart 7MUHbaudclkapb_pclk'default 5)*+Tokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart 8NVHbaudclkapb_pclk'default5,Tokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uarti 9OWHbaudclkapb_pclk'default5-Tokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart :PXHbaudclkapb_pclk'default5.Tokayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart ;QYHbaudclkapb_pclk'default5/ Tdisabledthermal-zonesreserve_thermal0cpu_thermal0tripscpu_alert0ppassive(1.1cpu_crit_ criticalcooling-mapsmap01 2gpu_thermal0tripsgpu_alert0ppassive(3.3gpu_crit_ criticalcooling-mapsmap03 2tsadc@ff280000rockchip,rk3288-tsadc( %HZHtsadcapb_pclk tsadc-apb'default545sTokayLc(0.0ethernet@ff290000rockchip,rk3288-gmac) ~macirq58fgc]MHstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macTok6input'default5789:;rgmii 'B@ <0'usb@ff500000 generic-ehciP Husbhost0=5usb Tdisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2T Hotg?host0> 5usb2-phyTokay'default5?usb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2X Hotg?otgGYh@@ w0@ 5usb2-phyTokayusb@ff5c0000 generic-ehci\ Husbhost Tdisabledi2c@ff650000rockchip,rk3288-i2ce <Hi2cL'default5ATokay[syr827@40silergy,syr827@vdd_cpu PpB(.syr828@41silergy,syr828Avdd_gpu PpBhym8563@51haoyu,hym8563Q~[kxin32k&C'default5Dact8846@5aactive-semi,act8846Z'default5EF&B1B<BGBRB^BjGregulatorsREG1vcc_ddrOOREG2vcc_io2Z2Z(.REG3vdd_logREG4vcc_20(G.GREG5 vccio_sd2Z2ZREG6 vdd10_lcdB@B@REG7vcca_18w@w@REG8vcca_332Z2ZREG9vcc_lan2Z2Z(;.;REG10vdd_10B@B@REG11vcc_18w@w@(.REG12 vcc18_lcdw@w@i2c@ff660000rockchip,rk3288-i2cf =Hi2cN'default5HTokaypwm@ff680000rockchip,rk3288-pwmhv'default5I^HpwmTokaypwm@ff680010rockchip,rk3288-pwmhv'default5J^Hpwm Tdisabledpwm@ff680020rockchip,rk3288-pwmh v'default5K^Hpwm Tdisabledpwm@ff680030rockchip,rk3288-pwmh0v'default5L^Hpwm Tdisabledbus_intmem@ff700000 mmio-sramp 6psmp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramrpower-management@ff730000rockchip,rk3288-pmusyscons(.syscon@ff740000rockchip,rk3288-sgrfsyscontclock-controller@ff760000rockchip,rk3288-cruv5~Hjk$#gׄeрxhрxh(.syscon@ff770000rockchip,rk3288-grfsysconw(5.5watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtp OTokayi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s UMMtxrxHi2s_hclki2s_clkR'default5N Tdisabledvop@ff930000rockchip,rk3288-vop Haclk_vopdclk_vophclk_vopdef axiahbdclkOTokayport(.endpoint@0P(T.Tiommu@ff930300rockchip,iommu  ~vopb_mmuTokay(O.Ovop@ff940000rockchip,rk3288-vop Haclk_vopdclk_vophclk_vop axiahbdclkQTokayport(.endpoint@0R(U.Uiommu@ff940300rockchip,iommu  ~vopl_mmuTokay(Q.Qhdmi@ff980000rockchip,rk3288-dw-hdmi5 ghm HiahbisfrTokaySportsportendpoint@0T(P.Pendpoint@1U(R.Rinterrupt-controller@ffc01000 arm,gic-400  @ `   (.phyrockchip,rk3288-usb-phy5Tokayusb-phy0 ]Hphyclk(@.@usb-phy14^Hphyclk(=.=usb-phy2H_Hphyclk(>.>pinctrlrockchip,rk3288-pinctrl56gpio0@ff750000rockchip,gpio-banku Q@(\.\gpio1@ff780000rockchip,gpio-bankx RAgpio2@ff790000rockchip,gpio-banky SBgpio3@ff7a0000rockchip,gpio-bankz TCgpio4@ff7b0000rockchip,gpio-bank{ UD(<.<gpio5@ff7c0000rockchip,gpio-bank| VEgpio6@ff7d0000rockchip,gpio-bank} WFgpio7@ff7e0000rockchip,gpio-bank~ XG(C.Cgpio8@ff7f0000rockchip,gpio-bank YH(^.^pcfg-pull-up (W.Wpcfg-pull-down-pcfg-pull-none<(V.Vpcfg-pull-none-12ma<I (X.Xsleepglobal-pwroffXVddrio-pwroffXVddr0-retentionXWddr1-retentionXWi2c0i2c0-xfer XVV(A.Ai2c1i2c1-xfer XVV(%.%i2c2i2c2-xfer X V V(H.Hi2c3i2c3-xfer XVV(&.&i2c4i2c4-xfer XVV('.'i2c5i2c5-xfer XVV((.(i2s0i2s0-bus`XVVVVVV(N.Nsdmmcsdmmc-clkXV(.sdmmc-cmdXW( . sdmcc-cdXW( . sdmmc-bus1XWsdmmc-bus4@XWWWW( . sdmmc-pwrX V(a.asdio0sdio0-bus1XWsdio0-bus4@XWWWW( . sdio0-cmdXW(.sdio0-clkXV(.sdio0-cdXWsdio0-wpXWsdio0-pwrXWsdio0-bkpwrXWsdio0-intXWsdio1sdio1-bus1XWsdio1-bus4@XWWWWsdio1-cdXWsdio1-wpXWsdio1-bkpwrXWsdio1-intXWsdio1-cmdXWsdio1-clkXVsdio1-pwrX Wemmcemmc-clkXV(.emmc-cmdXW(.emmc-pwrX W(.emmc-bus1XWemmc-bus4@XWWWWemmc-bus8XWWWWWWWW(.spi0spi0-clkX W(.spi0-cs0X W(.spi0-txXW(.spi0-rxXW(.spi0-cs1XW(.spi1spi1-clkX W(.spi1-cs0X W( . spi1-rxXW(.spi1-txXW(.spi2spi2-cs1XWspi2-clkXW(!.!spi2-cs0XW($.$spi2-rxXW(#.#spi2-txX W("."uart0uart0-xfer XWV().)uart0-ctsXV(*.*uart0-rtsXV(+.+uart1uart1-xfer XW V(,.,uart1-ctsX Vuart1-rtsX Vuart2uart2-xfer XWV(-.-uart3uart3-xfer XWV(...uart3-ctsX Vuart3-rtsX Vuart4uart4-xfer X W V(/./uart4-ctsXVuart4-rtsXVtsadcotp-outX V(4.4pwm0pwm0-pinXV(I.Ipwm1pwm1-pinXV(J.Jpwm2pwm2-pinXV(K.Kpwm3pwm3-pinXV(L.Lgmacrgmii-pinsXVVVVXXXXVVV XXVV(7.7rmii-pinsXVVVVVVVVVVphy-intX W(:.:phy-pmebXW(9.9phy-rstXY(8.8pcfg-output-highf(Y.Ypcfg-output-lowr(Z.Zact8846pwr-holdXY(F.Fpmic-vselXZ(E.Ehym8563rtc-intXW(D.Dkeyspwr-keyXW(].]ledspower-ledXV(`.`work-ledXV(_._usb_hosthost-vbus-drvXV(b.busbhub-rstXY(?.?usb_otgotg-vbus-drvX V(d.dirir-intXW([.[external-gmac-clock fixed-clock~[sY@ kext_gmac(6.6ir-receivergpio-ir-receiver'default5[ }Cgpio-keys gpio-keysbutton@0 }\ GPIO Powert'default5]leds gpio-ledswork }^firefly:blue:user rc-feedback'default5_power }^firefly:green:power default-on'default5`vsys-regulatorregulator-fixedvcc_sysLK@LK@(B.Bsdmmc-regulatorregulator-fixed C 'default5avcc_sd2Z2Z( . flash-regulatorregulator-fixed vcc_flashw@w@(.usb-regulatorregulator-fixedvcc_5vLK@LK@B(c.cusb-host-regulatorregulator-fixed \'default5b vcc_host_5vLK@LK@cusb-otg-regulatorregulator-fixed \ 'default5d vcc_otg_5vLK@LK@c #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2device_typereginterruptsenable-methodrockchip,pmuresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsclock-freq-min-maxfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wpnum-slotspinctrl-namespinctrl-0vmmc-supplybroken-cdnon-removablevqmmc-supply#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicereset-names#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiotx_delayrx_delayphysphy-namesdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmafcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onvin-supplysystem-power-controllervp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supply#pwm-cells#reset-cellsassigned-clock-ratesiommusremote-endpoint#iommu-cellsddc-i2c-businterrupt-controller#interrupt-cells#phy-cellsgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsoutput-highoutput-lowgpiosgpio-key,wakeuplabellinux,codelinux,default-triggerstartup-delay-usenable-active-high