Ð þí0×8,X(, Qualcomm APQ8064/IFC6410"!qcom,apq8064-ifc6410qcom,apq8064,chosenaliases#=/soc/gsbi@16600000/serial@16640000memoryEmemoryQcpuscpu@0 !qcom,kraitUqcom,kpss-acc-v1EcpuQct}†cpu@1 !qcom,kraitUqcom,kpss-acc-v1EcpuQct}†cpu@2 !qcom,kraitUqcom,kpss-acc-v1EcpuQct} †cpu@3 !qcom,kraitUqcom,kpss-acc-v1EcpuQct } †l2-cache!cache–¢¨idle-statesspc#!qcom,idle-state-spcarm,idle-state°Á„Ñ ¸¢¨cpu-pmu!qcom,krait-pmu â socí !simple-buspinctrl@800000!qcom,apq8064-pinctrlQ€@ô% â6defaultD ¢!¨!sdc4-gpios¢#¨#pios*Ngpio63gpio64gpio65gpio66gpio67gpio68Ssdc4ps_hold¢ ¨ muxNgpio78Sps_holdi2c1¢¨muxNgpio20gpio21Sgsbi1i2c3¢¨mux Ngpio8gpio9Sgsbi3card_detect¢ ¨ muxNgpio26Sgpio\interrupt-controller@2000000!qcom,msm-qgic2%Q ¢¨timer@200a000!qcom,kpss-timerqcom,msm-timer$âQ i›üÀ€yclock-controller@2088000!qcom,kpss-acc-v1Q€€¢¨clock-controller@2098000!qcom,kpss-acc-v1Q €€¢¨clock-controller@20a8000!qcom,kpss-acc-v1Q €€¢¨clock-controller@20b8000!qcom,kpss-acc-v1Q €€¢ ¨ power-controller@2089000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2Q„¢¨power-controller@2099000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2Q „¢¨power-controller@20a9000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2Q „¢ ¨ power-controller@20b9000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2Q „¢ ¨ gsbi@12440000Žokay!qcom,gsbi-v1.0.0•QD  “§ifaceí³¿i2c@12460000!qcom,i2c-qup-v1.1.1QF â  ¸ “ §coreifaceŽokayi @D6defaulteeprom@52 !atmel,24c128QRÉ gsbi@12480000 Ždisabled!qcom,gsbi-v1.0.0•QH  ”§ifaceí³i2c@124a0000!qcom,i2c-qup-v1.1.1QJ âÄ  º ” §coreifacegsbi@16200000Žokay!qcom,gsbi-v1.0.0Q   •§ifaceí¿i2c@16280000!qcom,i2c-qup-v1.1.1Q( â—  ¼ • §coreifaceŽokayD6defaultgsbi@16600000Žok!qcom,gsbi-v1.0.0•Q`  ™§ifaceí³¿serial@16640000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmQd` âž  ¬ ™ §coreifaceŽokqcom,ssbi@500000 !qcom,ssbiQP Òpmic-arbiterclock-controller@900000!qcom,gcc-apq8064Q@çô¢ ¨ clock-controller@28000000!qcom,lcc-apq8064Q(çôclock-controller@4000000!qcom,mmcc-apq8064Qçôclock-controller@2011000!sysconQ¢¨rpm@108000!qcom,rpm-apq8064Q€ $â ackerrwakeupregulators!qcom,rpm-pm8921-regulators.>Rkz‰˜§hdmi-switch¶s1ÅÙ±(ñ±( 0Ô¶¢¨s3ÙB@ñ\À I>¢¨s4Ùw@ñw@ 0Ô¢¨s7ÙÖ ñÖ  0Ô¢¨l3Ù.Šñ2Z ¶¢¨l4ÙB@ñw@¶¢¨l6Ù-pñ-p¶l23Ùð ñýජ¨phy@12500000!qcom,usb-otg-ciQP âdŽokay$host  € ~ §coreiface, @3link?LX¢¨phy@12520000!qcom,usb-otg-ciQR ⼎okay$host  ) ' §coreiface, d3link?LX¢¨phy@12530000!qcom,usb-otg-ciQS â׎okay$host  , * §coreiface, e3link?LX¢¨gadget@12500000 !qcom,ci-hdrcQPŽokay $peripheral âddusb@12500000!qcom,ehci-hostQP âdŽokaydusb@12520000!qcom,ehci-hostQR ⼎okaydusb@12530000!qcom,ehci-hostQS â׎okaydphy@1b400000!qcom,apq8064-sata-phyŽokayQ@lphy_mem  -§cfgv¢¨sata@29000000 !generic-ahciŽokayQ)€ âÑ(  ; í . ï ð)§slave_ifaceifacebusrxoobcore_pmalive ï ð‘õáõᦠ«sata-phyµvsdcc-regulator!regulator-fixed ÃSDCC PowerÙ)2àñ)2àÅ¢¨dma@12402000!qcom,bam-v1.3.0Q@ € âb  n§bam_clkÒÝ¢¨dma@12182000!qcom,bam-v1.3.0Q € â`  p§bam_clkÒÝ¢¨dma@121c2000!qcom,bam-v1.3.0Q € â_  q§bam_clkÒÝ¢"¨"amba !arm,amba-busísdcc@12400000Žokay!arm,pl18xarm,primecellå€Q@  âh cmd_irq  x n§mclkapb_pclkü¸Ø"3EQVtxrxsdcc@12180000!arm,pl18xarm,primecell倎okayQ  âf cmd_irq  z p§mclkapb_pclkü"3 q°`EQVtxrx6defaultD  i!sdcc@121c0000!arm,pl18xarm,primecell倎okayQ  âe cmd_irq  { q§mclkapb_pclkü"3ÜlErQ""Vtxrx6defaultD#syscon@1a400000!qcom,tcsr-apq8064sysconQ@¢¨ #address-cells#size-cellsmodelcompatibleinterrupt-parentserial0device_typeregenable-methodnext-level-cacheqcom,accqcom,sawcpu-idle-statescache-levellinux,phandleentry-latency-usexit-latency-usmin-residency-usinterruptsrangesgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinctrl-namespinctrl-0pinsfunctionbias-disableclock-frequencycpu-offsetregulatorstatuscell-indexclocksclock-namessyscon-tcsrqcom,modepagesizeqcom,controller-type#clock-cells#reset-cellsqcom,ipcinterrupt-namesvin_lvs1_3_6-supplyvin_lvs2-supplyvin_lvs4_5_7-supplyvdd_l1_l2_l12_l18-supplyvdd_l24-supplyvdd_l25-supplyvdd_l26-supplyvdd_l27-supplyvdd_l28-supplybias-pull-downregulator-always-onregulator-min-microvoltregulator-max-microvoltqcom,switch-mode-frequencydr_moderesetsreset-namesvddcx-supplyv3p3-supplyv1p8-supplyusb-phyreg-names#phy-cellsassigned-clocksassigned-clock-ratesphysphy-namestarget-supplyregulator-name#dma-cellsqcom,eearm,primecell-periphidbus-widthmax-frequencynon-removablecap-sd-highspeedcap-mmc-highspeedvmmc-supplydmasdma-namesno-1-8-vcd-gpiosvqmmc-supply