r8X( Cvariscite,var-dvk-om44variscite,var-som-om44ti,omap4460ti,omap4&7Variscite VAR-DVK-OM44chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@48350000Q/ocp/serial@4806a000Y/ocp/serial@4806c000a/ocp/serial@48020000i/ocp/serial@4806e000 q/display z/connector@0memorymemory@cpuscpu@0arm,cortex-a9cpucpuW0 `O  cpu@1arm,cortex-a9cpuinterrupt-controller@48241000arm,cortex-a9-gic,H$H$& l2-cache-controller@48242000arm,pl310-cacheH$ =K local-timer@48240600arm,cortex-a9-twd-timerH$  W &interrupt-controller@48281000ti,omap4-wugen-mpu,H(& socti,omap-inframpu ti,omap4-mpubmpuldsp ti,omap3-c64bdspiva ti,ivahdbivaocpti,omap4-l3-nocsimple-busqbl3_main_1l3_main_2l3_main_3DD EW  l4@4a000000ti,omap4-l4-cfgsimple-bus qJcm1@4000 ti,omap4-cm1@ clocksextalt_clkin_ckx fixed-clockD ::pad_clks_src_ckx fixed-clock pad_clks_ckxti,gate-clock &&pad_slimbus_core_clks_ckx fixed-clock FFsecure_32k_clk_src_ckx fixed-clockslimbus_src_clkx fixed-clock slimbus_clkxti,gate-clock  ''sys_32k_ckx fixed-clock ,,virt_12000000_ckx fixed-clock TTvirt_13000000_ckx fixed-clock]@ UUvirt_16800000_ckx fixed-clockY VVvirt_19200000_ckx fixed-clock$ WWvirt_26000000_ckx fixed-clock XXvirt_27000000_ckx fixed-clock YYvirt_38400000_ckx fixed-clockI ZZtie_low_clock_ckx fixed-clock ^^utmi_phy_clkout_ckx fixed-clock MMxclk60mhsp1_ckx fixed-clock IIxclk60mhsp2_ckx fixed-clock KKxclk60motg_ckx fixed-clock NNdpll_abe_ckxti,omap4-dpll-m4xen-clock   dpll_abe_x2_ckxti,omap4-dpll-x2-clock   dpll_abe_m2x2_ckxti,divider-clock   abe_24m_fclkxfixed-factor-clock  ""abe_clkxti,divider-clock  aess_fclkxti,divider-clock(  dpll_abe_m3x2_ckxti,divider-clock  core_hsd_byp_clk_mux_ckx ti,mux-clock, dpll_core_ckxti,omap4-dpll-core-clock $,( dpll_core_x2_ckxti,omap4-dpll-x2-clock dpll_core_m6x2_ckxti,divider-clock@ ]]dpll_core_m2_ckxti,divider-clock0 ddrphy_ckxfixed-factor-clockdpll_core_m5x2_ckxti,divider-clock< div_core_ckxti,divider-clock div_iva_hs_clkxti,divider-clock div_mpu_hs_clkxti,divider-clock dpll_core_m4x2_ckxti,divider-clock8 dll_clk_div_ckxfixed-factor-clockdpll_abe_m2_ckxti,divider-clock  !!dpll_core_m3x2_gate_ckx ti,composite-no-wait-gate-clock4 dpll_core_m3x2_div_ckxti,composite-divider-clock4 dpll_core_m3x2_ckxti,composite-clock dddpll_core_m7x2_ckxti,divider-clockD ==iva_hsd_byp_clk_mux_ckx ti,mux-clock dpll_iva_ckxti,omap4-dpll-clock dpll_iva_x2_ckxti,omap4-dpll-x2-clock dpll_iva_m4x2_ckxti,divider-clockdpll_iva_m5x2_ckxti,divider-clockdpll_mpu_ckxti,omap4-dpll-clock`dlh dpll_mpu_m2_ckxti,divider-clockpper_hs_clk_div_ckxfixed-factor-clock --usb_hs_clk_div_ckxfixed-factor-clock 33l3_div_ckxti,divider-clock l4_div_ckxti,divider-clock PPlp_clk_div_ckxfixed-factor-clock  [[mpu_periphclkxfixed-factor-clock ocp_abe_iclkxti,divider-clock (per_abe_24m_fclkxfixed-factor-clock! DDdmic_sync_mux_ckx ti,mux-clock "#$8 %%func_dmic_abe_gfclkx ti,mux-clock %&'8mcasp_sync_mux_ckx ti,mux-clock "#$@ ((func_mcasp_abe_gfclkx ti,mux-clock (&'@mcbsp1_sync_mux_ckx ti,mux-clock "#$H ))func_mcbsp1_gfclkx ti,mux-clock )&'Hmcbsp2_sync_mux_ckx ti,mux-clock "#$P **func_mcbsp2_gfclkx ti,mux-clock *&'Pmcbsp3_sync_mux_ckx ti,mux-clock "#$X ++func_mcbsp3_gfclkx ti,mux-clock +&'Xslimbus1_fclk_1xti,gate-clock$ `slimbus1_fclk_0xti,gate-clock"`slimbus1_fclk_2xti,gate-clock& `slimbus1_slimbus_clkxti,gate-clock' `timer5_sync_muxx ti,mux-clock#,htimer6_sync_muxx ti,mux-clock#,ptimer7_sync_muxx ti,mux-clock#,xtimer8_sync_muxx ti,mux-clock#,dummy_ckx fixed-clockclockdomainscm2@8000 ti,omap4-cm20clocksper_hsd_byp_clk_mux_ckx ti,mux-clock-L ..dpll_per_ckxti,omap4-dpll-clock.@DLH //dpll_per_m2_ckxti,divider-clock/P 77dpll_per_x2_ckxti,omap4-dpll-x2-clock/P 00dpll_per_m2x2_ckxti,divider-clock0P 66dpll_per_m3x2_gate_ckx ti,composite-no-wait-gate-clock0T 11dpll_per_m3x2_div_ckxti,composite-divider-clock0T 22dpll_per_m3x2_ckxti,composite-clock12 eedpll_per_m4x2_ckxti,divider-clock0X 88dpll_per_m5x2_ckxti,divider-clock0\ ;;dpll_per_m6x2_ckxti,divider-clock0` 55dpll_per_m7x2_ckxti,divider-clock0d >>dpll_usb_ckxti,omap4-dpll-j-type-clock3 44dpll_usb_clkdcoldo_ckxti,fixed-factor-clock4$1dpll_usb_m2_ckxti,divider-clock4 99ducati_clk_mux_ckx ti,mux-clock5func_12m_fclkxfixed-factor-clock6func_24m_clkxfixed-factor-clock7 $$func_24mc_fclkxfixed-factor-clock6 EEfunc_48m_fclkxti,divider-clock6 CCfunc_48mc_fclkxfixed-factor-clock6 <<func_64m_fclkxti,divider-clock8 BBfunc_96m_fclkxti,divider-clock6 ??init_60m_fclkxti,divider-clock9 HHper_abe_nc_fclkxti,divider-clock! @@aes1_fckxti,gate-clockaes2_fckxti,gate-clockdss_sys_clkxti,gate-clock#   dss_tv_clkxti,gate-clock:   dss_dss_clkxti,gate-clock; ? dss_48mhz_clkxti,gate-clock<   fdif_fckxti,divider-clock8(gpio2_dbclkxti,gate-clock,`gpio3_dbclkxti,gate-clock,hgpio4_dbclkxti,gate-clock,pgpio5_dbclkxti,gate-clock,xgpio6_dbclkxti,gate-clock,sgx_clk_muxx ti,mux-clock=> hsi_fckxti,divider-clock68iss_ctrlclkxti,gate-clock? mcbsp4_sync_mux_ckx ti,mux-clock?@ AAper_mcbsp4_gfclkx ti,mux-clockA&hsmmc1_fclkx ti,mux-clockB?(hsmmc2_fclkx ti,mux-clockB?0ocp2scp_usb_phy_phy_48mxti,gate-clockCsha2md5_fckxti,gate-clockslimbus2_fclk_1xti,gate-clockD 8slimbus2_fclk_0xti,gate-clockE8slimbus2_slimbus_clkxti,gate-clockF 8smartreflex_core_fckxti,gate-clockG8smartreflex_iva_fckxti,gate-clockG0smartreflex_mpu_fckxti,gate-clockG(cm2_dm10_muxx ti,mux-clock,(cm2_dm11_muxx ti,mux-clock,0cm2_dm2_muxx ti,mux-clock,8cm2_dm3_muxx ti,mux-clock,@cm2_dm4_muxx ti,mux-clock,Hcm2_dm9_muxx ti,mux-clock,Pusb_host_fs_fckxti,gate-clock< QQutmi_p1_gfclkx ti,mux-clockHIX JJusb_host_hs_utmi_p1_clkxti,gate-clockJXutmi_p2_gfclkx ti,mux-clockHKX LLusb_host_hs_utmi_p2_clkxti,gate-clockL Xusb_host_hs_utmi_p3_clkxti,gate-clockH Xusb_host_hs_hsic480m_p1_clkxti,gate-clock9 Xusb_host_hs_hsic60m_p1_clkxti,gate-clockH Xusb_host_hs_hsic60m_p2_clkxti,gate-clockH Xusb_host_hs_hsic480m_p2_clkxti,gate-clock9Xusb_host_hs_func48mclkxti,gate-clock<Xusb_host_hs_fckxti,gate-clockHXotg_60m_gfclkx ti,mux-clockMN` OOusb_otg_hs_xclkxti,gate-clockO`usb_otg_hs_ickxti,gate-clock`usb_phy_cm_clk32kxti,gate-clock,@ usb_tll_hs_usb_ch2_clkxti,gate-clockH husb_tll_hs_usb_ch0_clkxti,gate-clockHhusb_tll_hs_usb_ch1_clkxti,gate-clockH husb_tll_hs_ickxti,gate-clockPhclockdomainsl3_init_clkdmti,clockdomain4Qscm@2000ti,omap4-scm-coresimple-bus  q scm_conf@0sysconscm@100000%ti,omap4-scm-padconf-coresimple-bus qpinmux@40 ti,omap4-padconfpinctrl-single@,RpdefaultRpinmux_twl6040_pins\` pinmux_mcpdm_pins( pinmux_tsc2004_pinsPR pinmux_uart3_pins  pinmux_hsusbb1_pins`            RRpinmux_hsusbb1_phy_rst_pinsL pinmux_i2c1_pins pinmux_i2c3_pins pinmux_mmc1_pins0 pinmux_twl6030_pins^A pinmux_uart2_pins  pinmux_wl12xx_ctrl_pins"$& pinmux_mmc4_pins0 pinmux_uart1_pins  pinmux_mcspi1_pins  pinmux_mcsasp_pinspinmux_dss_dpi_pins"$&(*,.0246tvxz|~ pinmux_dss_hdmi_pinsZ\^ pinmux_i2c4_pins pinmux_mmc5_pins8   pinmux_gpio_led_pins>@ pinmux_gpio_key_pinsb pinmux_ks8851_irq_pins< pinmux_hdmi_hpd_pinsX  pinmux_backlight_pins omap4_padconf_global@5a0sysconsimple-busp SSpbias_regulatorti,pbias-omap`Spbias_mmc_omap4pbias_mmc_omap4w@- l4@300000ti,omap4-l4-wkupsimple-bus q0counter@4000ti,omap-counter32k@  bcounter_32kprm@6000 ti,omap4-prm`0 W clockssys_clkin_ckx ti,mux-clockTUVWXYZ abe_dpll_bypass_clk_mux_ckx ti,mux-clock,  abe_dpll_refclk_mux_ckx ti,mux-clock,   dbgclk_mux_ckxfixed-factor-clockl4_wkup_clk_mux_ckx ti,mux-clock[ GGsyc_clk_div_ckxti,divider-clock ##gpio1_dbclkxti,gate-clock,8dmt1_clk_muxx ti,mux-clock,@usim_ckxti,divider-clock8X \\usim_fclkxti,gate-clock\Xpmd_stm_clock_mux_ckx ti,mux-clock ]^  __pmd_trace_clk_mux_ckx ti,mux-clock ]^  ``stm_clk_div_ckxti,divider-clock_@ trace_clk_div_div_ckxti,divider-clock`  aatrace_clk_div_ckxti,clkdm-gate-clocka ccdiv_ts_ckxti,divider-clockG   bbbandgap_ts_fclkxti,gate-clockbclockdomainsemu_sys_clkdmti,clockdomaincscrm@a000ti,omap4-scrm clocksauxclk0_src_gate_ckx ti,composite-no-wait-gate-clockd ffauxclk0_src_mux_ckxti,composite-mux-clock de ggauxclk0_src_ckxti,composite-clockfg hhauxclk0_ckxti,divider-clockh xxauxclk1_src_gate_ckx ti,composite-no-wait-gate-clockd iiauxclk1_src_mux_ckxti,composite-mux-clock de jjauxclk1_src_ckxti,composite-clockij kkauxclk1_ckxti,divider-clockk yyauxclk2_src_gate_ckx ti,composite-no-wait-gate-clockd llauxclk2_src_mux_ckxti,composite-mux-clock de mmauxclk2_src_ckxti,composite-clocklm nnauxclk2_ckxti,divider-clockn zzauxclk3_src_gate_ckx ti,composite-no-wait-gate-clockd ooauxclk3_src_mux_ckxti,composite-mux-clock de ppauxclk3_src_ckxti,composite-clockop qqauxclk3_ckxti,divider-clockq {{auxclk4_src_gate_ckx ti,composite-no-wait-gate-clockd  rrauxclk4_src_mux_ckxti,composite-mux-clock de  ssauxclk4_src_ckxti,composite-clockrs ttauxclk4_ckxti,divider-clockt  ||auxclk5_src_gate_ckx ti,composite-no-wait-gate-clockd$ uuauxclk5_src_mux_ckxti,composite-mux-clock de$ vvauxclk5_src_ckxti,composite-clockuv wwauxclk5_ckxti,divider-clockw$ }}auxclkreq0_ckx ti,mux-clockxyz{|}auxclkreq1_ckx ti,mux-clockxyz{|}auxclkreq2_ckx ti,mux-clockxyz{|}auxclkreq3_ckx ti,mux-clockxyz{|}auxclkreq4_ckx ti,mux-clockxyz{|} auxclkreq5_ckx ti,mux-clockxyz{|}$clockdomainspinmux@1e040 ti,omap4-padconfpinctrl-single@8,Rpdefault~pinmux_hsusbb1_phy_clk_pins pinmux_hsusbb1_hub_rst_pins ~~pinmux_lan7500_rst_pins pinmux_twl6030_wkup_pins ocmcram@40304000 mmio-sram@0@ dma-controller@4a056000ti,omap4430-sdmaJ`0W    gpio@4a310000ti,omap4-gpioJ1 Wbgpio1$6F,gpio@48055000ti,omap4-gpioHP Wbgpio26F, gpio@48057000ti,omap4-gpioHp Wbgpio36F, gpio@48059000ti,omap4-gpioH W bgpio46F, gpio@4805b000ti,omap4-gpioH W!bgpio56F,gpio@4805d000ti,omap4-gpioH W"bgpio66F, gpmc@50000000ti,omap4430-gpmcP WR^bgpmcpfck disabledserial@4806a000ti,omap4-uartH WHbuart1lokaydefaultserial@4806c000ti,omap4-uartH WIbuart2lokaydefaultserial@48020000ti,omap4-uartH WJbuart3ldefaultokayserial@4806e000ti,omap4-uartH WFbuart4l disabledspinlock@4a0f6000ti,omap4-hwspinlockJ` bspinlocki2c@48070000 ti,omap4-i2cH W8bi2c1defaultokaytwl@48H W ti,twl6030,defaultrtcti,twl4030-rtcW regulator-vaux1ti,twl6030-vaux1B@-regulator-vaux2ti,twl6030-vaux2O*regulator-vaux3ti,twl6030-vaux3B@-regulator-vmmcti,twl6030-vmmcO- regulator-vppti,twl6030-vppw@&%regulator-vusimti,twl6030-vusim--regulator-vdacti,twl6030-vdac regulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxio regulator-vusbti,twl6030-vusb regulator-v1v8ti,twl6030-v1v8 regulator-v2v1ti,twl6030-v2v1 usb-comparatorti,twl6030-usbW pwmti,twl6030-pwmpwmledti,twl6030-pwmledtwl@4b ti,twl6040Kdefault Ww  i2c@48072000 ti,omap4-i2cH  W9bi2c2 disabledi2c@48060000 ti,omap4-i2cH W=bi2c3defaultokaytsc2004@48 ti,tsc2004Hdefault&W disabledtmp105@49 ti,tmp105Ieeprom@50microchip,24c32Pi2c@48350000 ti,omap4-i2cH5 W>bi2c4okaydefaultspi@48098000ti,omap4-mcspiH  WAbmcspi1@ #$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3okaydefaulteth@0ks8851defaultn6&W spi@4809a000ti,omap4-mcspiH  WBbmcspi2  +,-.tx0rx0tx1rx1 disabledspi@480b8000ti,omap4-mcspiH  W[bmcspi3 tx0rx0 disabledspi@480ba000ti,omap4-mcspiH  W0bmcspi4 FGtx0rx0 disabledmmc@4809c000ti,omap4-hsmmcH  WSbmmc1,9 =>txrxPdefault]isokaymmc@480b4000ti,omap4-hsmmcH @ WVbmmc29 /0txrx disabledmmc@480ad000ti,omap4-hsmmcH  W^bmmc39 MNtxrx disabledmmc@480d1000ti,omap4-hsmmcH  W`bmmc49 9:txrxokaydefault]viwlcore@2 ti,wl1271&W Immc@480d5000ti,omap4-hsmmcH P W;bmmc59 ;<txrxokaydefault]i mmu@4a066000ti,omap4-iommuJ` Wbmmu_dspmmu@55082000ti,omap4-iommuU  Wdbmmu_ipuwdt@4a314000ti,omap4-wdtti,omap3-wdtJ1@ WP bwd_timer2mcpdm@40132000ti,omap4-mcpdm@ I mpudma Wpbmcpdm ABup_linkdn_linkokaydefault dmic@4012e000ti,omap4-dmic@Impudma Wrbdmic Cup_link disabledmcbsp@40122000ti,omap4-mcbsp@ I mpudma Wcommonbmcbsp1 !"txrx disabledmcbsp@40124000ti,omap4-mcbsp@@I@mpudma Wcommonbmcbsp2 txrx disabledmcbsp@40126000ti,omap4-mcbsp@`I`mpudma Wcommonbmcbsp3 txrx disabledmcbsp@48096000ti,omap4-mcbspH `mpu Wcommonbmcbsp4  txrx disabledkeypad@4a31c000ti,omap4-keypadJ1 Wxmpubkbd disableddmm@4e000000 ti,omap4-dmmN Wqbdmmemif@4c000000 ti,emif-4dL Wnbemif1p  5emif@4d000000 ti,emif-4dM Wobemif2p  5ocp2scp@4a0ad000ti,omap-ocp2scpJ qbocp2scp_usb_phyusb2phy@4a0ad080 ti,omap-usb2J ЀXHwkupclkT mailbox@4a0f4000ti,omap4-mailboxJ@ Wbmailbox_k}mbox_ipu  mbox_dsp  timer@4a318000ti,omap3430-timerJ1 W%btimer1timer@48032000ti,omap3430-timerH  W&btimer2timer@48034000ti,omap4430-timerH@ W'btimer3timer@48036000ti,omap4430-timerH` W(btimer4timer@40138000ti,omap4430-timer@I W)btimer5timer@4013a000ti,omap4430-timer@I W*btimer6timer@4013c000ti,omap4430-timer@I W+btimer7timer@4013e000ti,omap4430-timer@I W,btimer8timer@4803e000ti,omap4430-timerH W-btimer9timer@48086000ti,omap3430-timerH` W.btimer10timer@48088000ti,omap4430-timerH W/btimer11usbhstll@4a062000 ti,usbhs-tllJ  WN busb_tll_hsusbhshost@4a064000ti,usbhs-hostJ@ busb_host_hsq HIK3refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 ehci-phyohci@4a064800ti,ohci-omap3JH& WLehci@4a064c00 ti,ehci-omapJL& WMcontrol-phy@4a002300ti,control-phy-usb2J#power control-phy@4a00233cti,control-phy-otghsJ#<otghs_control usb_otg_hs@4a0ab000ti,omap4-musbJ W\]mcdma busb_otg_hs usb2-phy H 2aes@4b501000 ti,omap4-aesbaesKP WU ontxrxdes@480a5000 ti,omap4-desbdesH P WR uttxrxregulator-abb-mpu ti,abb-v2abb_mpu!:2KokayJ0{J0`J"h'base-addressint-addressefuse-addressx[O1regulator-abb-iva ti,abb-v2abb_iva!:2KokayJ0{J0`J"h'base-addressint-addressefuse-addressx[~e  dss@58000000 ti,omap4-dssXokay bdss_corefckqdefaultdispc@58001000ti,omap4-dispcX W bdss_dispcfckencoder@58002000ti,omap4-rfbiX  disabled bdss_rfbifckickencoder@58003000ti,omap4-vencX0 disabled bdss_vencfckencoder@58004000 ti,omap4-dsiX@XB@XC protophypll W5 disabled bdss_dsi1 fcksys_clkencoder@58005000 ti,omap4-dsiXPXR@XS protophypll WTokay bdss_dsi2 fcksys_clkgencoder@58006000ti,omap4-hdmi X`XbXcXdwppllphycore Weokay bdss_hdmi fcksys_clk L audio_txdefaultrportendpoint~ portendpoint~ bandgapJ"`J#,J#xti,omap4460-bandgap W~  pmuarm,cortex-a9-pmuW67bdebugssthermal-zonescpu_thermaltripscpu_alertpassive cpu_critH criticalcooling-mapsmap0 sound@0ti,abe-twl6040 VAR-SOM-OM44I$-L8Headset StereophoneHSOLHeadset StereophoneHSORAFMLLine InAFMRLine Inhsusb1_phyusb-nop-xceivdefault IU{ main_clk$ fixedregulator-vbatregulator-fixedVBAT2Z2Z` wl12xx_vmmcdefaultregulator-fixedvwl1271w@w@  rp leds gpio-ledsdefaultled0var:green:led0   heartbeatled1var:green:led1  gpio-keys gpio-keysdefaultuser-key@184user connector@0hdmi-connectordefaulthdmia portendpoint~ displayinnolux,at070tn83panel-dpilcdpanel-timingU( (0 portendpoint~ backlightgpio-backlightdefault  #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3display0display1device_typeregnext-level-cacheclocksclock-namesclock-latencyoperating-pointscooling-min-levelcooling-max-level#cooling-cellslinux,phandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptsti,hwmodssramranges#clock-cellsclock-frequencyti,bit-shiftti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitclock-multclock-divti,index-power-of-twoti,dividersti,clock-divti,clock-multti,set-rate-parentpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpmc,num-csgpmc,num-waitpinsti,no-idle-on-initstatus#hwlock-cellsregulator-always-onusb-supply#pwm-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highti,spi-num-csdmasdma-namesspi-max-frequencyti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthti,non-removablecap-power-off-cardref-clock-frequencycd-gpios#iommu-cellsti,iommu-bus-err-backreg-namesinterrupt-namesti,buffer-sizephy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertctrl-module#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmport1-modephysusb-phyphy-namesmultipointnum-epsram-bitsinterface-typepowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infovdd-supplyvdda-supplyremote-endpointdata-lines#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routingreset-gpiosvcc-supplyregulator-boot-onstartup-delay-uslabellinux,default-triggerlinux,codegpio-key,wakeuphpd-gpioshback-porchhactivehfront-porchhsync-lenvback-porchvactivevfront-porchvsync-len