Ð þí á8( ÉàFcompulab,omap3-sbc-t3730compulab,omap3-cm-t3730ti,omap36xxti,omap3&!7CompuLab SBC-T3730 with CM-T3730chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/serial@4806a000T/ocp/serial@4806c000\/ocp/serial@49020000d/ocp/serial@49042000 l/connector@0 u/connector@1memory~memoryŠ€cpuscpu@0arm,cortex-a8~cpuŠŽ•cpu¡“௓às 'ÀO€ 57ÈÀpmuarm,cortex-a8-pmuŠT€Ì×debugsssocti,omap-inframpu ti,omap3-mpu×mpuiva ti,iva2.2×ivadsp ti,omap3-c64ocpti,omap3-l3-smxsimple-busŠhÌ á×l3_mainl4@48000000ti,omap3-l4-coresimple-bus áHscm@2000ti,omap3-scmsimple-busŠ  á pinmux@30 ti,omap3-padconfpinctrl-singleŠ08èù,ÿIdefaultWpinmux_uart3_pinsanpuå{åpinmux_mmc1_pins0auò{òpinmux_green_led_pinsa²u { pinmux_dss_dpi_pins_common°a¤¦¨ª¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚu{pinmux_dss_dpi_pins_cm_t35x0a¬®°²´¶pinmux_ads7846_pinsaŠuî{îpinmux_mcspi1_pins a˜šœžuí{ípinmux_i2c1_pinsaŠŒuæ{æpinmux_mcbsp2_pins a uø{øpinmux_smsc1_pinsaˆjuý{ýpinmux_hsusb0_pins`artvxz|~€‚„†ˆu{pinmux_twl4030_pinsa°Auç{çpinmux_mmc2_pins0a(*,.02uô{ôpinmux_wl12xx_gpioa²4u{pinmux_smsc2_pinsa†¢uÿ{ÿpinmux_tfp410_pinsa„u{pinmux_i2c3_pinsa’”uì{ìpinmux_sb_t35_audio_ampa˜u{pinmux_sb_t35_usb_hub_pinsau{scm_conf@270sysconŠp0uä{äclocksmcbsp5_mux_fckƒti,composite-mux-clockŽŠhu{mcbsp5_fckƒti,composite-clockŽmcbsp1_mux_fckƒti,composite-mux-clockŽŠu { mcbsp1_fckƒti,composite-clockŽ mcbsp2_mux_fckƒti,composite-mux-clockŽ Šu { mcbsp2_fckƒti,composite-clockŽ mcbsp3_mux_fckƒti,composite-mux-clockŽ Šhu{mcbsp3_fckƒti,composite-clockŽmcbsp4_mux_fckƒti,composite-mux-clockŽ Šhu{mcbsp4_fckƒti,composite-clockŽclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singleŠ \èù,ÿpinmux_twl4030_vpins auè{èpinmux_dss_dpi_pins_cm_t37300a u{aes@480c5000 ti,omap3-aes×aesŠH PPÌAB¢txrxprm@48306000 ti,omap3-prmŠH0`@Ì clocksvirt_16_8m_ckƒ fixed-clock¬Yu{osc_sys_ckƒ ti,mux-clockŽŠ @u{sys_ckƒti,divider-clockŽ¼ŠpÇu{sys_clkout1ƒti,gate-clockŽŠ pdpll3_x2_ckƒfixed-factor-clockŽÞédpll3_m2x2_ckƒfixed-factor-clockŽÞéu{dpll4_x2_ckƒfixed-factor-clockŽÞécorex2_fckƒfixed-factor-clockŽÞéu{wkup_l4_ickƒfixed-factor-clockŽÞéuN{Ncorex2_d3_fckƒfixed-factor-clockŽÞéu…{…corex2_d5_fckƒfixed-factor-clockŽÞéu†{†clockdomainscm@48004000 ti,omap3-cmŠH@@clocksdummy_apb_pclkƒ fixed-clock¬omap_32k_fckƒ fixed-clock¬€u@{@virt_12m_ckƒ fixed-clock¬·u{virt_13m_ckƒ fixed-clock¬Æ]@u{virt_19200000_ckƒ fixed-clock¬$øu{virt_26000000_ckƒ fixed-clock¬Œº€u{virt_38_4m_ckƒ fixed-clock¬Iðu{dpll4_ckƒti,omap3-dpll-per-j-type-clockŽŠ D 0u{dpll4_m2_ckƒti,divider-clockŽ¼?Š HÇu { dpll4_m2x2_mul_ckƒfixed-factor-clockŽ Þéu!{!dpll4_m2x2_ckƒti,hsdiv-gate-clockŽ!Š óu"{"omap_96m_alwon_fckƒfixed-factor-clockŽ"Þéu){)dpll3_ckƒti,omap3-dpll-core-clockŽŠ @ 0u{dpll3_m3_ckƒti,divider-clockŽ¼Š@Çu#{#dpll3_m3x2_mul_ckƒfixed-factor-clockŽ#Þéu${$dpll3_m3x2_ckƒti,hsdiv-gate-clockŽ$ Š óu%{%emu_core_alwon_ckƒfixed-factor-clockŽ%Þéub{bsys_altclkƒ fixed-clock¬u.{.mcbsp_clksƒ fixed-clock¬u{dpll3_m2_ckƒti,divider-clockŽ¼Š @Çu{core_ckƒfixed-factor-clockŽÞéu&{&dpll1_fckƒti,divider-clockŽ&¼Š @Çu'{'dpll1_ckƒti,omap3-dpll-clockŽ'Š  $ @ 4u{dpll1_x2_ckƒfixed-factor-clockŽÞéu({(dpll1_x2m2_ckƒti,divider-clockŽ(¼Š DÇu<{<cm_96m_fckƒfixed-factor-clockŽ)Þéu*{*omap_96m_fckƒ ti,mux-clockŽ*Š @uE{Edpll4_m3_ckƒti,divider-clockŽ¼ Š@Çu+{+dpll4_m3x2_mul_ckƒfixed-factor-clockŽ+Þéu,{,dpll4_m3x2_ckƒti,hsdiv-gate-clockŽ,Š óu-{-omap_54m_fckƒ ti,mux-clockŽ-.Š @u8{8cm_96m_d2_fckƒfixed-factor-clockŽ*Þéu/{/omap_48m_fckƒ ti,mux-clockŽ/.Š @u0{0omap_12m_fckƒfixed-factor-clockŽ0ÞéuG{Gdpll4_m4_ckƒti,divider-clockŽ¼ Š@Çu1{1dpll4_m4x2_mul_ckƒti,fixed-factor-clockŽ1 $u2{2dpll4_m4x2_ckƒti,gate-clockŽ2Š ó$u‰{‰dpll4_m5_ckƒti,divider-clockŽ¼?Š@Çu3{3dpll4_m5x2_mul_ckƒti,fixed-factor-clockŽ3 $u4{4dpll4_m5x2_ckƒti,hsdiv-gate-clockŽ4Š ó$uj{jdpll4_m6_ckƒti,divider-clockŽ¼?Š@Çu5{5dpll4_m6x2_mul_ckƒfixed-factor-clockŽ5Þéu6{6dpll4_m6x2_ckƒti,hsdiv-gate-clockŽ6Š óu7{7emu_per_alwon_ckƒfixed-factor-clockŽ7Þéuc{cclkout2_src_gate_ckƒ ti,composite-no-wait-gate-clockŽ&Š pu9{9clkout2_src_mux_ckƒti,composite-mux-clockŽ&*8Š pu:{:clkout2_src_ckƒti,composite-clockŽ9:u;{;sys_clkout2ƒti,divider-clockŽ;¼@Š p7mpu_ckƒfixed-factor-clockŽ<Þéu={=arm_fckƒti,divider-clockŽ=Š $¼emu_mpu_alwon_ckƒfixed-factor-clockŽ=Þéud{dl3_ickƒti,divider-clockŽ&¼Š @Çu>{>l4_ickƒti,divider-clockŽ>¼Š @Çu?{?rm_ickƒti,divider-clockŽ?¼Š @Çgpt10_gate_fckƒti,composite-gate-clockŽ Š uA{Agpt10_mux_fckƒti,composite-mux-clockŽ@Š @uB{Bgpt10_fckƒti,composite-clockŽABgpt11_gate_fckƒti,composite-gate-clockŽ Š uC{Cgpt11_mux_fckƒti,composite-mux-clockŽ@Š @uD{Dgpt11_fckƒti,composite-clockŽCDcore_96m_fckƒfixed-factor-clockŽEÞéu{mmchs2_fckƒti,wait-gate-clockŽŠ uµ{µmmchs1_fckƒti,wait-gate-clockŽŠ u¶{¶i2c3_fckƒti,wait-gate-clockŽŠ u·{·i2c2_fckƒti,wait-gate-clockŽŠ u¸{¸i2c1_fckƒti,wait-gate-clockŽŠ u¹{¹mcbsp5_gate_fckƒti,composite-gate-clockŽ Š u{mcbsp1_gate_fckƒti,composite-gate-clockŽ Š u { core_48m_fckƒfixed-factor-clockŽ0ÞéuF{Fmcspi4_fckƒti,wait-gate-clockŽFŠ uº{ºmcspi3_fckƒti,wait-gate-clockŽFŠ u»{»mcspi2_fckƒti,wait-gate-clockŽFŠ u¼{¼mcspi1_fckƒti,wait-gate-clockŽFŠ u½{½uart2_fckƒti,wait-gate-clockŽFŠ u¾{¾uart1_fckƒti,wait-gate-clockŽFŠ  u¿{¿core_12m_fckƒfixed-factor-clockŽGÞéuH{Hhdq_fckƒti,wait-gate-clockŽHŠ uÀ{Àcore_l3_ickƒfixed-factor-clockŽ>ÞéuI{Isdrc_ickƒti,wait-gate-clockŽIŠ uŠ{Šgpmc_fckƒfixed-factor-clockŽIÞécore_l4_ickƒfixed-factor-clockŽ?ÞéuJ{Jmmchs2_ickƒti,omap3-interface-clockŽJŠ uÁ{Ámmchs1_ickƒti,omap3-interface-clockŽJŠ uÂ{Âhdq_ickƒti,omap3-interface-clockŽJŠ uÃ{Ãmcspi4_ickƒti,omap3-interface-clockŽJŠ uÄ{Ämcspi3_ickƒti,omap3-interface-clockŽJŠ uÅ{Åmcspi2_ickƒti,omap3-interface-clockŽJŠ uÆ{Æmcspi1_ickƒti,omap3-interface-clockŽJŠ uÇ{Çi2c3_ickƒti,omap3-interface-clockŽJŠ uÈ{Èi2c2_ickƒti,omap3-interface-clockŽJŠ uÉ{Éi2c1_ickƒti,omap3-interface-clockŽJŠ uÊ{Êuart2_ickƒti,omap3-interface-clockŽJŠ uË{Ëuart1_ickƒti,omap3-interface-clockŽJŠ  uÌ{Ìgpt11_ickƒti,omap3-interface-clockŽJŠ  uÍ{Ígpt10_ickƒti,omap3-interface-clockŽJŠ  uÎ{Îmcbsp5_ickƒti,omap3-interface-clockŽJŠ  uÏ{Ïmcbsp1_ickƒti,omap3-interface-clockŽJŠ  uÐ{Ðomapctrl_ickƒti,omap3-interface-clockŽJŠ uÑ{Ñdss_tv_fckƒti,gate-clockŽ8Šu°{°dss_96m_fckƒti,gate-clockŽEŠu±{±dss2_alwon_fckƒti,gate-clockŽŠu²{²dummy_ckƒ fixed-clock¬gpt1_gate_fckƒti,composite-gate-clockŽŠ uK{Kgpt1_mux_fckƒti,composite-mux-clockŽ@Š @uL{Lgpt1_fckƒti,composite-clockŽKLaes2_ickƒti,omap3-interface-clockŽJŠ uÒ{Òwkup_32k_fckƒfixed-factor-clockŽ@ÞéuM{Mgpio1_dbckƒti,gate-clockŽMŠ u§{§sha12_ickƒti,omap3-interface-clockŽJŠ uÓ{Ówdt2_fckƒti,wait-gate-clockŽMŠ u¨{¨wdt2_ickƒti,omap3-interface-clockŽNŠ u©{©wdt1_ickƒti,omap3-interface-clockŽNŠ uª{ªgpio1_ickƒti,omap3-interface-clockŽNŠ u«{«omap_32ksync_ickƒti,omap3-interface-clockŽNŠ u¬{¬gpt12_ickƒti,omap3-interface-clockŽNŠ u­{­gpt1_ickƒti,omap3-interface-clockŽNŠ u®{®per_96m_fckƒfixed-factor-clockŽ)Þéu { per_48m_fckƒfixed-factor-clockŽ0ÞéuO{Ouart3_fckƒti,wait-gate-clockŽOŠ uŒ{Œgpt2_gate_fckƒti,composite-gate-clockŽŠuP{Pgpt2_mux_fckƒti,composite-mux-clockŽ@Š@uQ{Qgpt2_fckƒti,composite-clockŽPQgpt3_gate_fckƒti,composite-gate-clockŽŠuR{Rgpt3_mux_fckƒti,composite-mux-clockŽ@Š@uS{Sgpt3_fckƒti,composite-clockŽRSgpt4_gate_fckƒti,composite-gate-clockŽŠuT{Tgpt4_mux_fckƒti,composite-mux-clockŽ@Š@uU{Ugpt4_fckƒti,composite-clockŽTUgpt5_gate_fckƒti,composite-gate-clockŽŠuV{Vgpt5_mux_fckƒti,composite-mux-clockŽ@Š@uW{Wgpt5_fckƒti,composite-clockŽVWgpt6_gate_fckƒti,composite-gate-clockŽŠuX{Xgpt6_mux_fckƒti,composite-mux-clockŽ@Š@uY{Ygpt6_fckƒti,composite-clockŽXYgpt7_gate_fckƒti,composite-gate-clockŽŠuZ{Zgpt7_mux_fckƒti,composite-mux-clockŽ@Š@u[{[gpt7_fckƒti,composite-clockŽZ[gpt8_gate_fckƒti,composite-gate-clockŽ Šu\{\gpt8_mux_fckƒti,composite-mux-clockŽ@Š@u]{]gpt8_fckƒti,composite-clockŽ\]gpt9_gate_fckƒti,composite-gate-clockŽ Šu^{^gpt9_mux_fckƒti,composite-mux-clockŽ@Š@u_{_gpt9_fckƒti,composite-clockŽ^_per_32k_alwon_fckƒfixed-factor-clockŽ@Þéu`{`gpio6_dbckƒti,gate-clockŽ`Šu{gpio5_dbckƒti,gate-clockŽ`ŠuŽ{Žgpio4_dbckƒti,gate-clockŽ`Šu{gpio3_dbckƒti,gate-clockŽ`Šu{gpio2_dbckƒti,gate-clockŽ`Š u‘{‘wdt3_fckƒti,wait-gate-clockŽ`Š u’{’per_l4_ickƒfixed-factor-clockŽ?Þéua{agpio6_ickƒti,omap3-interface-clockŽaŠu“{“gpio5_ickƒti,omap3-interface-clockŽaŠu”{”gpio4_ickƒti,omap3-interface-clockŽaŠu•{•gpio3_ickƒti,omap3-interface-clockŽaŠu–{–gpio2_ickƒti,omap3-interface-clockŽaŠ u—{—wdt3_ickƒti,omap3-interface-clockŽaŠ u˜{˜uart3_ickƒti,omap3-interface-clockŽaŠ u™{™uart4_ickƒti,omap3-interface-clockŽaŠuš{šgpt9_ickƒti,omap3-interface-clockŽaŠ u›{›gpt8_ickƒti,omap3-interface-clockŽaŠ uœ{œgpt7_ickƒti,omap3-interface-clockŽaŠu{gpt6_ickƒti,omap3-interface-clockŽaŠuž{žgpt5_ickƒti,omap3-interface-clockŽaŠuŸ{Ÿgpt4_ickƒti,omap3-interface-clockŽaŠu { gpt3_ickƒti,omap3-interface-clockŽaŠu¡{¡gpt2_ickƒti,omap3-interface-clockŽaŠu¢{¢mcbsp2_ickƒti,omap3-interface-clockŽaŠu£{£mcbsp3_ickƒti,omap3-interface-clockŽaŠu¤{¤mcbsp4_ickƒti,omap3-interface-clockŽaŠu¥{¥mcbsp2_gate_fckƒti,composite-gate-clockŽŠu { mcbsp3_gate_fckƒti,composite-gate-clockŽŠu{mcbsp4_gate_fckƒti,composite-gate-clockŽŠu{emu_src_mux_ckƒ ti,mux-clockŽbcdŠ@ue{eemu_src_ckƒti,clkdm-gate-clockŽeuf{fpclk_fckƒti,divider-clockŽf¼Š@Çpclkx2_fckƒti,divider-clockŽf¼Š@Çatclk_fckƒti,divider-clockŽf¼Š@Çtraceclk_src_fckƒ ti,mux-clockŽbcdŠ@ug{gtraceclk_fckƒti,divider-clockŽg ¼Š@Çsecure_32k_fckƒ fixed-clock¬€uh{hgpt12_fckƒfixed-factor-clockŽhÞéwdt1_fckƒfixed-factor-clockŽhÞésecurity_l4_ick2ƒfixed-factor-clockŽ?Þéui{iaes1_ickƒti,omap3-interface-clockŽiŠ rng_ickƒti,omap3-interface-clockŽiŠ sha11_ickƒti,omap3-interface-clockŽiŠ des1_ickƒti,omap3-interface-clockŽiŠ cam_mclkƒti,gate-clockŽjŠ$cam_ickƒ!ti,omap3-no-wait-interface-clockŽ?ŠuÚ{Úcsi2_96m_fckƒti,gate-clockŽŠuÛ{Ûsecurity_l3_ickƒfixed-factor-clockŽ>Þéuk{kpka_ickƒti,omap3-interface-clockŽkŠ icr_ickƒti,omap3-interface-clockŽJŠ des2_ickƒti,omap3-interface-clockŽJŠ mspro_ickƒti,omap3-interface-clockŽJŠ mailboxes_ickƒti,omap3-interface-clockŽJŠ ssi_l4_ickƒfixed-factor-clockŽ?Þéur{rsr1_fckƒti,wait-gate-clockŽŠ sr2_fckƒti,wait-gate-clockŽŠ sr_l4_ickƒfixed-factor-clockŽ?Þédpll2_fckƒti,divider-clockŽ&¼Š@Çul{ldpll2_ckƒti,omap3-dpll-clockŽlŠ$@4M_gum{mdpll2_m2_ckƒti,divider-clockŽm¼ŠDÇun{niva2_ckƒti,wait-gate-clockŽnŠuÜ{Ümodem_fckƒti,omap3-interface-clockŽŠ uÝ{Ýsad2d_ickƒti,omap3-interface-clockŽ>Š uÞ{Þmad2d_ickƒti,omap3-interface-clockŽ>Š uß{ßmspro_fckƒti,wait-gate-clockŽŠ ssi_ssr_gate_fck_3430es2ƒ ti,composite-no-wait-gate-clockŽŠ uo{ossi_ssr_div_fck_3430es2ƒti,composite-divider-clockŽŠ @${up{pssi_ssr_fck_3430es2ƒti,composite-clockŽopuq{qssi_sst_fck_3430es2ƒfixed-factor-clockŽqÞéu{hsotgusb_ick_3430es2ƒ"ti,omap3-hsotgusb-interface-clockŽIŠ u‹{‹ssi_ick_3430es2ƒti,omap3-ssi-interface-clockŽrŠ u { usim_gate_fckƒti,composite-gate-clockŽE Š u}{}sys_d2_ckƒfixed-factor-clockŽÞéut{tomap_96m_d2_fckƒfixed-factor-clockŽEÞéuu{uomap_96m_d4_fckƒfixed-factor-clockŽEÞéuv{vomap_96m_d8_fckƒfixed-factor-clockŽEÞéuw{womap_96m_d10_fckƒfixed-factor-clockŽEÞé ux{xdpll5_m2_d4_ckƒfixed-factor-clockŽsÞéuy{ydpll5_m2_d8_ckƒfixed-factor-clockŽsÞéuz{zdpll5_m2_d16_ckƒfixed-factor-clockŽsÞéu{{{dpll5_m2_d20_ckƒfixed-factor-clockŽsÞéu|{|usim_mux_fckƒti,composite-mux-clock(Žtuvwxyz{|Š @Çu~{~usim_fckƒti,composite-clockŽ}~usim_ickƒti,omap3-interface-clockŽNŠ  u¯{¯dpll5_ckƒti,omap3-dpll-clockŽŠ  $ L 4M_u{dpll5_m2_ckƒti,divider-clockŽ¼Š PÇus{ssgx_gate_fckƒti,composite-gate-clockŽ&Š u‡{‡core_d3_ckƒfixed-factor-clockŽ&Þéu€{€core_d4_ckƒfixed-factor-clockŽ&Þéu{core_d6_ckƒfixed-factor-clockŽ&Þéu‚{‚omap_192m_alwon_fckƒfixed-factor-clockŽ"Þéuƒ{ƒcore_d2_ckƒfixed-factor-clockŽ&Þéu„{„sgx_mux_fckƒti,composite-mux-clock Ž€‚*ƒ„…†Š @uˆ{ˆsgx_fckƒti,composite-clockŽ‡ˆsgx_ickƒti,wait-gate-clockŽ>Š uà{àcpefuse_fckƒti,gate-clockŽŠ uÔ{Ôts_fckƒti,gate-clockŽ@Š uÕ{Õusbtll_fckƒti,wait-gate-clockŽsŠ uÖ{Öusbtll_ickƒti,omap3-interface-clockŽJŠ u×{×mmchs3_ickƒti,omap3-interface-clockŽJŠ uØ{Ømmchs3_fckƒti,wait-gate-clockŽŠ uÙ{Ùdss1_alwon_fck_3430es2ƒti,dss-gate-clockŽ‰Š$u³{³dss_ick_3430es2ƒti,omap3-dss-interface-clockŽ?Šu´{´usbhost_120m_fckƒti,gate-clockŽsŠuá{áusbhost_48m_fckƒti,dss-gate-clockŽ0Šuâ{âusbhost_ickƒti,omap3-dss-interface-clockŽ?Šuã{ãuart4_fckƒti,wait-gate-clockŽOŠu¦{¦clockdomainscore_l3_clkdmti,clockdomainŽŠ‹dpll3_clkdmti,clockdomainŽdpll1_clkdmti,clockdomainŽper_clkdmti,clockdomainlŽŒŽ‘’“”•–—˜™š›œžŸ ¡¢£¤¥¦emu_clkdmti,clockdomainŽfdpll4_clkdmti,clockdomainŽwkup_clkdmti,clockdomain$Ž§¨©ª«¬­®¯dss_clkdmti,clockdomainŽ°±²³´core_l4_clkdmti,clockdomain”Žµ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙcam_clkdmti,clockdomainŽÚÛiva2_clkdmti,clockdomainŽÜdpll2_clkdmti,clockdomainŽmd2d_clkdmti,clockdomain ŽÝÞßdpll5_clkdmti,clockdomainŽsgx_clkdmti,clockdomainŽàusbhost_clkdmti,clockdomain Žáâãcounter@48320000ti,omap-counter32kŠH2  ×counter_32kinterrupt-controller@48200000ti,omap3-intcùèŠH u{dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaŠH`Ì ‡’ Ÿ`u{pbias_regulatorti,pbias-omapŠ°¬äpbias_mmc_omap2430³pbias_mmc_omap2430Âw@Ú-ÆÀuñ{ñgpio@48310000ti,omap3-gpioŠH1Ì×gpio1òùègpio@49050000ti,omap3-gpioŠIÌ×gpio2ùèuð{ðgpio@49052000ti,omap3-gpioŠI Ì×gpio3ùèu{gpio@49054000ti,omap3-gpioŠI@Ì ×gpio4ùègpio@49056000ti,omap3-gpioŠI`Ì!×gpio5ùèu÷{÷gpio@49058000ti,omap3-gpioŠI€Ì"×gpio6ùèuþ{þserial@4806a000ti,omap3-uartŠH   H12¢txrx×uart1¬Ülserial@4806c000ti,omap3-uartŠHÀ I34¢txrx×uart2¬Ülserial@49020000ti,omap3-uartŠI J56¢txrx×uart3¬ÜlIdefaultWåi2c@48070000 ti,omap3-i2cŠH€Ì8¢txrx×i2c1IdefaultW欀at24@50 at24,24c024ŠPtwl@48ŠHÌ& ti,twl4030ùèIdefaultWçèaudioti,twl4030-audiocodecrtcti,twl4030-rtcÌ bciti,twl4030-bciÌ =éwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2u{regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 'ÀÚ u{regulator-vdacti,twl4030-vdacÂw@Úw@u{regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1Â:Ú0°uó{óregulator-vmmc2ti,twl4030-vmmc2Â:Ú0°regulator-vusb1v5ti,twl4030-vusb1v5uê{êregulator-vusb1v8ti,twl4030-vusb1v8uë{ëregulator-vusb3v1ti,twl4030-vusb3v1ué{éregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2Âw@Úw@regulator-vsimti,twl4030-vsimÂw@Ú-ÆÀgpioti,twl4030-gpioùèKWu { twl4030-usbti,twl4030-usbÌ bêpë~錕u{pwmti,twl4030-pwm pwmledti,twl4030-pwmled pwrbuttonti,twl4030-pwrbuttonÌkeypadti,twl4030-keypadÌ«»$Î0iglj. madcti,twl4030-madcÌÛi2c@48072000 ti,omap3-i2cŠH €Ì9¢txrx×i2c2i2c@48060000 ti,omap3-i2cŠH€Ì=¢txrx×i2c3¬€IdefaultWìat24@50 at24,24c024ŠPmailbox@48094000ti,omap3-mailbox×mailboxŠH @Ìíù dsp  (spi@48098000ti,omap2-mcspiŠH €ÌA×mcspi13@#$%&'()* ¢tx0rx0tx1rx1tx2rx2tx3rx3IdefaultWíads7846@0IdefaultWî ti,ads7846AïŠLã`&ðÌ ^ðktÿ}†ÿ´Ÿÿ¯¿ Ïßspi@4809a000ti,omap2-mcspiŠH  ÌB×mcspi23 +,-.¢tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiŠH €Ì[×mcspi33 ¢tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiŠH  Ì0×mcspi43FG¢tx0rx01w@480b2000 ti,omap3-1wŠH Ì:×hdq1wmmc@4809c000ti,omap3-hsmmcŠH ÀÌS×mmc1ì=>¢txrxùñIdefaultWòómmc@480b4000ti,omap3-hsmmcŠH @ÌV×mmc2/0¢txrxIdefaultWôõö,:wlcore@2 ti,wl1271Š&÷ÌMIðmmc@480ad000ti,omap3-hsmmcŠH ÐÌ^×mmc3MN¢txrx adisabledmmu@480bd400hti,omap2-iommuŠH Ô€Ì×mmu_ispuu { mmu@5d000000hti,omap2-iommuŠ]€Ì×mmu_iva adisabledwdt@48314000 ti,omap3-wdtŠH1@€ ×wd_timer2mcbsp@48074000ti,omap3-mcbspŠH@ÿ…mpu Ì;< commontxrxŸ€×mcbsp1 ¢txrx adisabledmcbsp@49022000ti,omap3-mcbspŠI ÿI€ÿ …mpusidetoneÌ>?commontxrxsidetoneŸ×mcbsp2mcbsp2_sidetone!"¢txrxaokIdefaultWøu{mcbsp@49024000ti,omap3-mcbspŠI@ÿI ÿ …mpusidetoneÌYZcommontxrxsidetoneŸ€×mcbsp3mcbsp3_sidetone¢txrx adisabledmcbsp@49026000ti,omap3-mcbspŠI`ÿ…mpu Ì67 commontxrxŸ€×mcbsp4¢txrx adisabledmcbsp@48096000ti,omap3-mcbspŠH `ÿ…mpu ÌQR commontxrxŸ€×mcbsp5¢txrx adisabledsham@480c3000ti,omap3-sham×shamŠH 0dÌ1E¢rxsmartreflex@480cb000ti,omap3-smartreflex-core×smartreflex_coreŠH °Ìsmartreflex@480c9000ti,omap3-smartreflex-iva×smartreflex_mpu_ivaŠH Ìtimer@48318000ti,omap3430-timerŠH1€Ì%×timer1®timer@49032000ti,omap3430-timerŠI Ì&×timer2timer@49034000ti,omap3430-timerŠI@Ì'×timer3timer@49036000ti,omap3430-timerŠI`Ì(×timer4timer@49038000ti,omap3430-timerŠI€Ì)×timer5½timer@4903a000ti,omap3430-timerŠI Ì*×timer6½timer@4903c000ti,omap3430-timerŠIÀÌ+×timer7½timer@4903e000ti,omap3430-timerŠIàÌ,×timer8ʽtimer@49040000ti,omap3430-timerŠIÌ-×timer9Êtimer@48086000ti,omap3430-timerŠH`Ì.×timer10Êtimer@48088000ti,omap3430-timerŠH€Ì/×timer11Êtimer@48304000ti,omap3430-timerŠH0@Ì_×timer12®×usbhstll@48062000 ti,usbhs-tllŠH ÌN ×usb_tll_hsusbhshost@48064000ti,usbhs-hostŠH@ ×usb_host_hsá çehci-phy òehci-phyohci@48064400ti,ohci-omap3ŠHD&ÌLehci@48064800 ti,ehci-omapŠHH&ÌMýùúgpmc@6e000000ti,omap3430-gpmc×gpmcŠnÐÌ0á,-nand@0,0 Š /AswQ_xqxƒ’x¥x¸ÆZÕãZò H<5xFxWºiZpartition@0xloaderŠpartition@0x80000ubootŠpartition@0x260000uboot environmentŠ&partition@0x2a0000linuxŠ*@partition@0x6a0000rootfsŠjˆethernet@gpmcsmsc,lan9221smsc,lan9115‡/’¬Q_–q–ƒ’¥(Õ-㌸-ÆŒ5›F› xòÆKKÝõiW ûü*7IdefaultWý&þÌ Šÿethernet@4,0smsc,lan9221smsc,lan9115IdefaultWÿ&Ì Šÿ‡/’¬Q_–q–ƒ’¥(Õ-㌸-ÆŒ5›F› xòÆKKÝõiW ûü*7usb_otg_hs@480ab000ti,omap3-musbŠH °Ì\]mcdma ×usb_otg_hsMX` IdefaultWixý €usb2-phyŠ2dss@48050000 ti,omap3-dssŠHaok ×dss_coreŽ³•fckáIdefaultWdispc@48050400ti,omap3-dispcŠHÌ ×dss_dispcŽ³•fckencoder@4804fc00 ti,omap3-dsiŠHüHþ@Hÿ …protophypllÌ adisabled ×dss_dsi1Ž³² •fcksys_clkencoder@48050800ti,omap3-rfbiŠH adisabled ×dss_rfbiŽ³´•fckickencoder@48050c00ti,omap3-vencŠH aok ×dss_vencŽ°±•fcktv_dac_clkportendpointœ¬u{portendpointœ¸u{ssi-controller@48058000 ti,omap3-ssi×ssiaokŠH€H…sysgddÌGgdd_mpuá Žq  •ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portŠH H¨…txrx&ÌCDssi-port@4805b000ti,omap3-ssi-portŠH°H¸…txrx&ÌEFserial@49042000ti,omap3-uartŠI ÌPQR¢txrx×uart4¬Ülregulator-abb-mpu ti,abb-v1 ³abb_mpu_ivaÊH0rðH0h…base-addressint-addressÑŽêû` sO€7Èûpinmux@480025a0 ti,omap3-padconfpinctrl-singleŠH% \èù,ÿisp@480bc000 ti,omap3-ispŠH ÀüH ØÌ  ¬äð ƒportsleds gpio-ledsIdefaultW ledb cm-t3x:green *þ 0heartbeathsusb1_power_regregulator-fixed ³hsusb1_vbusÂ2Z Ú2Z  Fpu { hsusb2_power_regregulator-fixed ³hsusb2_vbusÂ2Z Ú2Z  Fpu{hsusb1_phyusb-nop-xceivA  W uù{ùhsusb2_phyusb-nop-xceivA W uú{úads7846-regregulator-fixed ³ads7846-regÂ2Z Ú2Z uï{ïconnector@1svideo-connectortvportendpointœu{soundti,omap-twl4030 ccm-t35 lregulator-vddvarioregulator-fixed ³vddvario uuû{ûregulator-vdd33aregulator-fixed³vdd33a uuü{üwl12xx_vmmc2regulator-fixed³vw1271IdefaultWÂw@Úw@ f  FN  ‰uõ{õwl12xx_vaux2regulator-fixed³vwl1271_vaux2Âw@Úw@ œuö{öencoder@0 ti,tfp410 §ðIdefaultWportsport@0Šendpoint@0œu{port@1Šendpoint@0œu{connector@0dvi-connectordviportendpointœu{audio_ampregulator-fixed ³audio_ampIdefaultW fð · u #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2serial3display0display1device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinslinux,phandle#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requestssysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpagesizebci3v1-supplyti,use-ledsti,pullupsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-replinux,wakeupti,dual-voltpbias-supplybus-widthvmmc-supplyvmmc_aux-supplynon-removablecap-power-off-cardref-clock-frequencystatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport1-modeport2-modephysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,page-burst-access-nsgpmc,access-nsgpmc,cycle2cycle-delay-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,bus-turnaround-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsdata-lines#address-cellti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-typegpioslinux,default-triggerstartup-delay-usreset-gpiosti,modelti,mcbspregulator-always-onenable-active-highvin-supplypowerdown-gpiosenable-active-low