8( Fgumstix,omap3-overo-gallop43gumstix,omap3-overoti,omap36xxti,omap3&17OMAP36xx/AM37xx/DM37xx Gumstix Overo on Gallop43chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/serial@4806a000T/ocp/serial@4806c000\/ocp/serial@49020000d/ocp/serial@49042000 l/display@0memoryumemorycpuscpu@0arm,cortex-a8ucpucpus 'O 57pmuarm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocpti,omap3-l3-smxsimple-bush l3_mainl4@48000000ti,omap3-l4-coresimple-bus Hscm@2000ti,omap3-scmsimple-bus  pinmux@30 ti,omap3-padconfpinctrl-single084defaultBLRpinmux_uart2_pins Z<>@BLRpinmux_i2c1_pinsZLRpinmux_mmc1_pins0ZLRpinmux_mmc2_pins0Z(*,.02LRpinmux_w3cbw003c_pinsZlLRpinmux_hsusb2_pins@Z      LRpinmux_twl4030_pinsZALRpinmux_i2c3_pinsZLRpinmux_uart3_pinsZnpLRpinmux_dss_dpi_pinsZLRpinmux_lte430_pinsZDL R pinmux_backlight_pinsZFLRpinmux_mcspi1_pins ZLRpinmux_ads7846_pinsZ LRscm_conf@270sysconp0LRclocksmcbsp5_mux_fcknti,composite-mux-clock{hLRmcbsp5_fcknti,composite-clockmcbsp1_mux_fcknti,composite-mux-clock{L R mcbsp1_fcknti,composite-clock mcbsp2_mux_fcknti,composite-mux-clock {L R mcbsp2_fcknti,composite-clock mcbsp3_mux_fcknti,composite-mux-clock hLRmcbsp3_fcknti,composite-clock mcbsp4_mux_fcknti,composite-mux-clock {hLRmcbsp4_fcknti,composite-clockclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \pinmux_twl4030_vpins ZLRaes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocksvirt_16_8m_ckn fixed-clockYLRosc_sys_ckn ti,mux-clock @LRsys_cknti,divider-clock{pLRsys_clkout1nti,gate-clock p{dpll3_x2_cknfixed-factor-clockdpll3_m2x2_cknfixed-factor-clockLRdpll4_x2_cknfixed-factor-clockcorex2_fcknfixed-factor-clockLRwkup_l4_icknfixed-factor-clockLMRMcorex2_d3_fcknfixed-factor-clockLRcorex2_d5_fcknfixed-factor-clockLRclockdomainscm@48004000 ti,omap3-cmH@@clocksdummy_apb_pclkn fixed-clockomap_32k_fckn fixed-clockL?R?virt_12m_ckn fixed-clockLRvirt_13m_ckn fixed-clock]@LRvirt_19200000_ckn fixed-clock$LRvirt_26000000_ckn fixed-clockLRvirt_38_4m_ckn fixed-clockILRdpll4_cknti,omap3-dpll-per-j-type-clock D 0LRdpll4_m2_cknti,divider-clock? HLRdpll4_m2x2_mul_cknfixed-factor-clockL R dpll4_m2x2_cknti,hsdiv-gate-clock { L!R!omap_96m_alwon_fcknfixed-factor-clock!L(R(dpll3_cknti,omap3-dpll-core-clock @ 0LRdpll3_m3_cknti,divider-clock{@L"R"dpll3_m3x2_mul_cknfixed-factor-clock"L#R#dpll3_m3x2_cknti,hsdiv-gate-clock#{  L$R$emu_core_alwon_cknfixed-factor-clock$LaRasys_altclkn fixed-clockL-R-mcbsp_clksn fixed-clockLRdpll3_m2_cknti,divider-clock{ @LRcore_cknfixed-factor-clockL%R%dpll1_fcknti,divider-clock%{ @L&R&dpll1_cknti,omap3-dpll-clock&  $ @ 4LRdpll1_x2_cknfixed-factor-clockL'R'dpll1_x2m2_cknti,divider-clock' DL;R;cm_96m_fcknfixed-factor-clock(L)R)omap_96m_fckn ti,mux-clock){ @LDRDdpll4_m3_cknti,divider-clock{ @L*R*dpll4_m3x2_mul_cknfixed-factor-clock*L+R+dpll4_m3x2_cknti,hsdiv-gate-clock+{ L,R,omap_54m_fckn ti,mux-clock,-{ @L7R7cm_96m_d2_fcknfixed-factor-clock)L.R.omap_48m_fckn ti,mux-clock.-{ @L/R/omap_12m_fcknfixed-factor-clock/LFRFdpll4_m4_cknti,divider-clock @L0R0dpll4_m4x2_mul_cknti,fixed-factor-clock0L1R1dpll4_m4x2_cknti,gate-clock1{ LRdpll4_m5_cknti,divider-clock?@L2R2dpll4_m5x2_mul_cknti,fixed-factor-clock2L3R3dpll4_m5x2_cknti,hsdiv-gate-clock3{ LiRidpll4_m6_cknti,divider-clock{?@L4R4dpll4_m6x2_mul_cknfixed-factor-clock4L5R5dpll4_m6x2_cknti,hsdiv-gate-clock5{ L6R6emu_per_alwon_cknfixed-factor-clock6LbRbclkout2_src_gate_ckn ti,composite-no-wait-gate-clock%{ pL8R8clkout2_src_mux_cknti,composite-mux-clock%)7 pL9R9clkout2_src_cknti,composite-clock89L:R:sys_clkout2nti,divider-clock:{@ p"mpu_cknfixed-factor-clock;L<R<arm_fcknti,divider-clock< $emu_mpu_alwon_cknfixed-factor-clock<LcRcl3_icknti,divider-clock% @L=R=l4_icknti,divider-clock={ @L>R>rm_icknti,divider-clock>{ @gpt10_gate_fcknti,composite-gate-clock{  L@R@gpt10_mux_fcknti,composite-mux-clock?{ @LARAgpt10_fcknti,composite-clock@Agpt11_gate_fcknti,composite-gate-clock{  LBRBgpt11_mux_fcknti,composite-mux-clock?{ @LCRCgpt11_fcknti,composite-clockBCcore_96m_fcknfixed-factor-clockDLRmmchs2_fcknti,wait-gate-clock {LRmmchs1_fcknti,wait-gate-clock {LRi2c3_fcknti,wait-gate-clock {LRi2c2_fcknti,wait-gate-clock {LRi2c1_fcknti,wait-gate-clock {LRmcbsp5_gate_fcknti,composite-gate-clock{  LRmcbsp1_gate_fcknti,composite-gate-clock{  LRcore_48m_fcknfixed-factor-clock/LEREmcspi4_fcknti,wait-gate-clockE {LRmcspi3_fcknti,wait-gate-clockE {LRmcspi2_fcknti,wait-gate-clockE {LRmcspi1_fcknti,wait-gate-clockE {LRuart2_fcknti,wait-gate-clockE {LRuart1_fcknti,wait-gate-clockE { LRcore_12m_fcknfixed-factor-clockFLGRGhdq_fcknti,wait-gate-clockG {LRcore_l3_icknfixed-factor-clock=LHRHsdrc_icknti,wait-gate-clockH {LRgpmc_fcknfixed-factor-clockHcore_l4_icknfixed-factor-clock>LIRImmchs2_icknti,omap3-interface-clockI {LRmmchs1_icknti,omap3-interface-clockI {LRhdq_icknti,omap3-interface-clockI {LRmcspi4_icknti,omap3-interface-clockI {LRmcspi3_icknti,omap3-interface-clockI {LRmcspi2_icknti,omap3-interface-clockI {LRmcspi1_icknti,omap3-interface-clockI {LRi2c3_icknti,omap3-interface-clockI {LRi2c2_icknti,omap3-interface-clockI {LRi2c1_icknti,omap3-interface-clockI {LRuart2_icknti,omap3-interface-clockI {LRuart1_icknti,omap3-interface-clockI { LRgpt11_icknti,omap3-interface-clockI { LRgpt10_icknti,omap3-interface-clockI { LRmcbsp5_icknti,omap3-interface-clockI { LRmcbsp1_icknti,omap3-interface-clockI { LRomapctrl_icknti,omap3-interface-clockI {LRdss_tv_fcknti,gate-clock7{LRdss_96m_fcknti,gate-clockD{LRdss2_alwon_fcknti,gate-clock{LRdummy_ckn fixed-clockgpt1_gate_fcknti,composite-gate-clock{ LJRJgpt1_mux_fcknti,composite-mux-clock? @LKRKgpt1_fcknti,composite-clockJKaes2_icknti,omap3-interface-clockI{ LRwkup_32k_fcknfixed-factor-clock?LLRLgpio1_dbcknti,gate-clockL {LRsha12_icknti,omap3-interface-clockI {LRwdt2_fcknti,wait-gate-clockL {LRwdt2_icknti,omap3-interface-clockM {LRwdt1_icknti,omap3-interface-clockM {LRgpio1_icknti,omap3-interface-clockM {LRomap_32ksync_icknti,omap3-interface-clockM {LRgpt12_icknti,omap3-interface-clockM {LRgpt1_icknti,omap3-interface-clockM {LRper_96m_fcknfixed-factor-clock(L R per_48m_fcknfixed-factor-clock/LNRNuart3_fcknti,wait-gate-clockN{ LRgpt2_gate_fcknti,composite-gate-clock{LOROgpt2_mux_fcknti,composite-mux-clock?@LPRPgpt2_fcknti,composite-clockOPgpt3_gate_fcknti,composite-gate-clock{LQRQgpt3_mux_fcknti,composite-mux-clock?{@LRRRgpt3_fcknti,composite-clockQRgpt4_gate_fcknti,composite-gate-clock{LSRSgpt4_mux_fcknti,composite-mux-clock?{@LTRTgpt4_fcknti,composite-clockSTgpt5_gate_fcknti,composite-gate-clock{LURUgpt5_mux_fcknti,composite-mux-clock?{@LVRVgpt5_fcknti,composite-clockUVgpt6_gate_fcknti,composite-gate-clock{LWRWgpt6_mux_fcknti,composite-mux-clock?{@LXRXgpt6_fcknti,composite-clockWXgpt7_gate_fcknti,composite-gate-clock{LYRYgpt7_mux_fcknti,composite-mux-clock?{@LZRZgpt7_fcknti,composite-clockYZgpt8_gate_fcknti,composite-gate-clock{ L[R[gpt8_mux_fcknti,composite-mux-clock?{@L\R\gpt8_fcknti,composite-clock[\gpt9_gate_fcknti,composite-gate-clock{ L]R]gpt9_mux_fcknti,composite-mux-clock?{@L^R^gpt9_fcknti,composite-clock]^per_32k_alwon_fcknfixed-factor-clock?L_R_gpio6_dbcknti,gate-clock_{LRgpio5_dbcknti,gate-clock_{LRgpio4_dbcknti,gate-clock_{LRgpio3_dbcknti,gate-clock_{LRgpio2_dbcknti,gate-clock_{ LRwdt3_fcknti,wait-gate-clock_{ LRper_l4_icknfixed-factor-clock>L`R`gpio6_icknti,omap3-interface-clock`{LRgpio5_icknti,omap3-interface-clock`{LRgpio4_icknti,omap3-interface-clock`{LRgpio3_icknti,omap3-interface-clock`{LRgpio2_icknti,omap3-interface-clock`{ LRwdt3_icknti,omap3-interface-clock`{ LRuart3_icknti,omap3-interface-clock`{ LRuart4_icknti,omap3-interface-clock`{LRgpt9_icknti,omap3-interface-clock`{ LRgpt8_icknti,omap3-interface-clock`{ LRgpt7_icknti,omap3-interface-clock`{LRgpt6_icknti,omap3-interface-clock`{LRgpt5_icknti,omap3-interface-clock`{LRgpt4_icknti,omap3-interface-clock`{LRgpt3_icknti,omap3-interface-clock`{LRgpt2_icknti,omap3-interface-clock`{LRmcbsp2_icknti,omap3-interface-clock`{LRmcbsp3_icknti,omap3-interface-clock`{LRmcbsp4_icknti,omap3-interface-clock`{LRmcbsp2_gate_fcknti,composite-gate-clock{L R mcbsp3_gate_fcknti,composite-gate-clock{L R mcbsp4_gate_fcknti,composite-gate-clock{LRemu_src_mux_ckn ti,mux-clockabc@LdRdemu_src_cknti,clkdm-gate-clockdLeRepclk_fcknti,divider-clocke{@pclkx2_fcknti,divider-clocke{@atclk_fcknti,divider-clocke{@traceclk_src_fckn ti,mux-clockabc{@LfRftraceclk_fcknti,divider-clockf{ @secure_32k_fckn fixed-clockLgRggpt12_fcknfixed-factor-clockgwdt1_fcknfixed-factor-clockgsecurity_l4_ick2nfixed-factor-clock>LhRhaes1_icknti,omap3-interface-clockh{ rng_icknti,omap3-interface-clockh {sha11_icknti,omap3-interface-clockh {des1_icknti,omap3-interface-clockh {cam_mclknti,gate-clocki{cam_ickn!ti,omap3-no-wait-interface-clock>{LRcsi2_96m_fcknti,gate-clock{LRsecurity_l3_icknfixed-factor-clock=LjRjpka_icknti,omap3-interface-clockj {icr_icknti,omap3-interface-clockI {des2_icknti,omap3-interface-clockI {mspro_icknti,omap3-interface-clockI {mailboxes_icknti,omap3-interface-clockI {ssi_l4_icknfixed-factor-clock>LqRqsr1_fcknti,wait-gate-clock {sr2_fcknti,wait-gate-clock {sr_l4_icknfixed-factor-clock>dpll2_fcknti,divider-clock%{@LkRkdpll2_cknti,omap3-dpll-clockk$@48JRLlRldpll2_m2_cknti,divider-clocklDLmRmiva2_cknti,wait-gate-clockm{LRmodem_fcknti,omap3-interface-clock {LRsad2d_icknti,omap3-interface-clock= {LRmad2d_icknti,omap3-interface-clock= {LRmspro_fcknti,wait-gate-clock {ssi_ssr_gate_fck_3430es2n ti,composite-no-wait-gate-clock{ LnRnssi_ssr_div_fck_3430es2nti,composite-divider-clock{ @$fLoRossi_ssr_fck_3430es2nti,composite-clocknoLpRpssi_sst_fck_3430es2nfixed-factor-clockpLRhsotgusb_ick_3430es2n"ti,omap3-hsotgusb-interface-clockH {LRssi_ick_3430es2nti,omap3-ssi-interface-clockq {LRusim_gate_fcknti,composite-gate-clockD{  L|R|sys_d2_cknfixed-factor-clockLsRsomap_96m_d2_fcknfixed-factor-clockDLtRtomap_96m_d4_fcknfixed-factor-clockDLuRuomap_96m_d8_fcknfixed-factor-clockDLvRvomap_96m_d10_fcknfixed-factor-clockD LwRwdpll5_m2_d4_cknfixed-factor-clockrLxRxdpll5_m2_d8_cknfixed-factor-clockrLyRydpll5_m2_d16_cknfixed-factor-clockrLzRzdpll5_m2_d20_cknfixed-factor-clockrL{R{usim_mux_fcknti,composite-mux-clock(stuvwxyz{{ @L}R}usim_fcknti,composite-clock|}usim_icknti,omap3-interface-clockM { LRdpll5_cknti,omap3-dpll-clock  $ L 48JL~R~dpll5_m2_cknti,divider-clock~ PLrRrsgx_gate_fcknti,composite-gate-clock%{ LRcore_d3_cknfixed-factor-clock%LRcore_d4_cknfixed-factor-clock%LRcore_d6_cknfixed-factor-clock%LRomap_192m_alwon_fcknfixed-factor-clock!LRcore_d2_cknfixed-factor-clock%LRsgx_mux_fcknti,composite-mux-clock ) @LRsgx_fcknti,composite-clocksgx_icknti,wait-gate-clock= {LRcpefuse_fcknti,gate-clock {LRts_fcknti,gate-clock? {LRusbtll_fcknti,wait-gate-clockr {LRusbtll_icknti,omap3-interface-clockI {LRmmchs3_icknti,omap3-interface-clockI {LRmmchs3_fcknti,wait-gate-clock {LRdss1_alwon_fck_3430es2nti,dss-gate-clock{LRdss_ick_3430es2nti,omap3-dss-interface-clock>{LRusbhost_120m_fcknti,gate-clockr{LRusbhost_48m_fcknti,dss-gate-clock/{LRusbhost_icknti,omap3-dss-interface-clock>{LRuart4_fcknti,wait-gate-clockN{LRclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainedpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainld2d_clkdmti,clockdomain dpll5_clkdmti,clockdomain~sgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH LRdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH` r} `LRpbias_regulatorti,pbias-omappbias_mmc_omap2430pbias_mmc_omap2430w@-LRgpio@48310000ti,omap3-gpioH1gpio1L R gpio@49050000ti,omap3-gpioIgpio2LRgpio@49052000ti,omap3-gpioI gpio3gpio@49054000ti,omap3-gpioI@ gpio4LRgpio@49056000ti,omap3-gpioI`!gpio5L R gpio@49058000ti,omap3-gpioI"gpio6LRserial@4806a000ti,omap3-uartH  H12txrxuart1lserial@4806c000ti,omap3-uartH I34txrxuart2l4defaultBserial@49020000ti,omap3-uartI Jn56txrxuart3l4defaultBi2c@48070000 ti,omap3-i2cH8txrxi2c14defaultB'@twl@48H& ti,twl40304defaultBaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0LRregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5LRregulator-vusb1v8ti,twl4030-vusb1v8LRregulator-vusb3v1ti,twl4030-vusb3v1LRregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@-regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpioAtwl4030-usbti,twl4030-usb M[iwLRpwmti,twl4030-pwmpwmledti,twl4030-pwmledLRpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madci2c@48072000 ti,omap3-i2cH 9txrxi2c2 disabledi2c@48060000 ti,omap3-i2cH=txrxi2c34defaultBeeprom@51 atmel,24c01Qlis33de@1dst,lis33dest,lis3lv02d* < N `n|xx&&!mailbox@48094000ti,omap3-mailboxmailboxH @0<Ndsp ` kspi@48098000ti,omap2-mcspiH Amcspi1v@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx34defaultBads7846@04defaultB ti,ads7846`& spi@4809a000ti,omap2-mcspiH Bmcspi2v +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [mcspi3v tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0mcspi4vFGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrx 4defaultB%mmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrx4defaultB/<%LYmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx disabledmmu@480bd400gti,omap2-iommuH mmu_isptLRmmu@5d000000gti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrx disabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrx disabledLRmcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrx disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrx disabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrx disabledsham@480c3000ti,omap3-shamshamH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_coreH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaH timer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs ehci-phy disabledohci@48064400ti,ohci-omap3HD&Lehci@48064800 ti,ehci-omapHH&Mgpmc@6e000000ti,omap3430-gpmcgpmcnusb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hs' 0? Gusb2-phy{Q2dss@48050000 ti,omap3-dssHok dss_corefck4defaultBdispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  disabled dss_vencfcktv_dac_clkportendpointWgL R ssi-controller@48058000 ti,omap3-ssissiokHHsysgddGgdd_mpu p ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrx&CDssi-port@4805b000ti,omap3-ssi-portHHtxrx&EFserial@49042000ti,omap3-uartI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 abb_mpu_ivarH0rH0hbase-addressint-address`sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\4defaultBpinmux_hsusb2_2_pins0ZPRT V X Z LRpinmux_w3cbw003c_2_pinsZ@L R pinmux_led_pinsZJLLRpinmux_button_pinsZN<LRisp@480bc000 ti,omap3-ispH H nportspwmleds pwm-ledsoveroovero:blue:COM w5mmc0soundti,omap-twl4030 overohsusb2_power_regregulator-fixed hsusb2_vbusLK@LK@ p,LRhsusb2_phyusb-nop-xceiv ?LRregulator-w3cbw003c-npoweronregulator-fixedregulator-w3cbw003c-npoweron2Z2Z ,LRregulator-w3cbw003c-wifi-nreset4defaultB regulator-fixed regulator-w3cbw003c-wifi-nreset2Z2Z  'LRregulator-w3cbw003c-bt-nresetregulator-fixedregulator-w3cbw003c-bt-nreset2Z2Z 'LRlis33-3v3-regregulator-fixedlis33-3v3-reg2Z2ZLRlis33-1v8-regregulator-fixedlis33-1v8-regw@w@LRdisplay@0samsung,lte430wq-f0cpanel-dpilcd434defaultB  K portendpointW LRpanel-timingaX`hu) ads7846-regregulator-fixed ads7846-reg2Z2ZLRbacklightgpio-backlight4defaultB E leds gpio-leds4defaultBheartbeatovero:red:gpio21 E  heartbeatgpio22overo:blue:gpio22 E gpio_keys gpio-keys4defaultBbutton0@23button0 E button1@14button1 E  #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2serial3display0device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0linux,phandlepinctrl-single,pins#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requestssysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxlinux,wakeupti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplyvmmc_aux-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinsmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-lines#address-cellti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-typelabelpwmsmax-brightnesslinux,default-triggerti,modelti,mcbspstartup-delay-usenable-active-highreset-gpiosenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activedefault-onlinux,codegpio-key,wakeup