8(Fgumstix,omap3-overo-gallop43gumstix,omap3-overoti,omap3430ti,omap3&#7OMAP35xx Gumstix Overo on Gallop43chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/serial@4806a000T/ocp/serial@4806c000\/ocp/serial@49020000 d/display@0memorymmemoryycpuscpu@0arm,cortex-a8mcpuy}cpu(HАg8 Odp` 'ppmuarm,cortex-a8-pmuyTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocpti,omap3-l3-smxsimple-busyh l3_mainl4@48000000ti,omap3-l4-coresimple-bus Hscm@2000ti,omap3-scmsimple-busy  pinmux@30 ti,omap3-padconfpinctrl-singley08,default:DJpinmux_uart2_pins R<>@BDJpinmux_i2c1_pinsRDJpinmux_mmc1_pins0RDJpinmux_mmc2_pins0R(*,.02DJpinmux_w3cbw003c_pinsRlDJpinmux_hsusb2_pins@R      DJpinmux_twl4030_pinsRADJpinmux_i2c3_pinsRDJpinmux_uart3_pinsRnpDJpinmux_dss_dpi_pinsRDJpinmux_lte430_pinsRDD J pinmux_backlight_pinsRFD J pinmux_mcspi1_pins RDJpinmux_ads7846_pinsR DJscm_conf@270sysconyp0DJclocksmcbsp5_mux_fckfti,composite-mux-clock}syhDJmcbsp5_fckfti,composite-clock}mcbsp1_mux_fckfti,composite-mux-clock}syD J mcbsp1_fckfti,composite-clock} mcbsp2_mux_fckfti,composite-mux-clock} syD J mcbsp2_fckfti,composite-clock} mcbsp3_mux_fckfti,composite-mux-clock} yhDJmcbsp3_fckfti,composite-clock} mcbsp4_mux_fckfti,composite-mux-clock} syhDJmcbsp4_fckfti,composite-clock}clockdomainspinmux@a00 ti,omap3-padconfpinctrl-singley \pinmux_twl4030_vpins RDJaes@480c5000 ti,omap3-aesaesyH PPABtxrxprm@48306000 ti,omap3-prmyH0`@ clocksvirt_16_8m_ckf fixed-clockYDJosc_sys_ckf ti,mux-clock}y @DJsys_ckfti,divider-clock}sypDJsys_clkout1fti,gate-clock}y psdpll3_x2_ckffixed-factor-clock}dpll3_m2x2_ckffixed-factor-clock}DJdpll4_x2_ckffixed-factor-clock}corex2_fckffixed-factor-clock}DJwkup_l4_ickffixed-factor-clock}DMJMcorex2_d3_fckffixed-factor-clock}DJcorex2_d5_fckffixed-factor-clock}DJclockdomainscm@48004000 ti,omap3-cmyH@@clocksdummy_apb_pclkf fixed-clockomap_32k_fckf fixed-clockD?J?virt_12m_ckf fixed-clockDJvirt_13m_ckf fixed-clock]@DJvirt_19200000_ckf fixed-clock$DJvirt_26000000_ckf fixed-clockDJvirt_38_4m_ckf fixed-clockIDJdpll4_ckfti,omap3-dpll-per-clock}y D 0DJdpll4_m2_ckfti,divider-clock}?y HDJdpll4_m2x2_mul_ckffixed-factor-clock}D J dpll4_m2x2_ckfti,gate-clock} sy D!J!omap_96m_alwon_fckffixed-factor-clock}!D(J(dpll3_ckfti,omap3-dpll-core-clock}y @ 0DJdpll3_m3_ckfti,divider-clock}sy@D"J"dpll3_m3x2_mul_ckffixed-factor-clock}"D#J#dpll3_m3x2_ckfti,gate-clock}#s y D$J$emu_core_alwon_ckffixed-factor-clock}$DaJasys_altclkf fixed-clockD-J-mcbsp_clksf fixed-clockDJdpll3_m2_ckfti,divider-clock}sy @DJcore_ckffixed-factor-clock}D%J%dpll1_fckfti,divider-clock}%sy @D&J&dpll1_ckfti,omap3-dpll-clock}&y  $ @ 4DJdpll1_x2_ckffixed-factor-clock}D'J'dpll1_x2m2_ckfti,divider-clock}'y DD;J;cm_96m_fckffixed-factor-clock}(D)J)omap_96m_fckf ti,mux-clock})sy @DDJDdpll4_m3_ckfti,divider-clock}s y@D*J*dpll4_m3x2_mul_ckffixed-factor-clock}*D+J+dpll4_m3x2_ckfti,gate-clock}+sy D,J,omap_54m_fckf ti,mux-clock},-sy @D7J7cm_96m_d2_fckffixed-factor-clock})D.J.omap_48m_fckf ti,mux-clock}.-sy @D/J/omap_12m_fckffixed-factor-clock}/DFJFdpll4_m4_ckfti,divider-clock} y@D0J0dpll4_m4x2_mul_ckfti,fixed-factor-clock}0D1J1dpll4_m4x2_ckfti,gate-clock}1sy DJdpll4_m5_ckfti,divider-clock}?y@D2J2dpll4_m5x2_mul_ckfti,fixed-factor-clock}2D3J3dpll4_m5x2_ckfti,gate-clock}3sy DiJidpll4_m6_ckfti,divider-clock}s?y@D4J4dpll4_m6x2_mul_ckffixed-factor-clock}4D5J5dpll4_m6x2_ckfti,gate-clock}5sy D6J6emu_per_alwon_ckffixed-factor-clock}6DbJbclkout2_src_gate_ckf ti,composite-no-wait-gate-clock}%sy pD8J8clkout2_src_mux_ckfti,composite-mux-clock}%)7y pD9J9clkout2_src_ckfti,composite-clock}89D:J:sys_clkout2fti,divider-clock}:s@y pmpu_ckffixed-factor-clock};D<J<arm_fckfti,divider-clock}<y $emu_mpu_alwon_ckffixed-factor-clock}<DcJcl3_ickfti,divider-clock}%y @D=J=l4_ickfti,divider-clock}=sy @D>J>rm_ickfti,divider-clock}>sy @gpt10_gate_fckfti,composite-gate-clock}s y D@J@gpt10_mux_fckfti,composite-mux-clock}?sy @DAJAgpt10_fckfti,composite-clock}@Agpt11_gate_fckfti,composite-gate-clock}s y DBJBgpt11_mux_fckfti,composite-mux-clock}?sy @DCJCgpt11_fckfti,composite-clock}BCcore_96m_fckffixed-factor-clock}DDJmmchs2_fckfti,wait-gate-clock}y sDJmmchs1_fckfti,wait-gate-clock}y sDJi2c3_fckfti,wait-gate-clock}y sDJi2c2_fckfti,wait-gate-clock}y sDJi2c1_fckfti,wait-gate-clock}y sDJmcbsp5_gate_fckfti,composite-gate-clock}s y DJmcbsp1_gate_fckfti,composite-gate-clock}s y DJcore_48m_fckffixed-factor-clock}/DEJEmcspi4_fckfti,wait-gate-clock}Ey sDJmcspi3_fckfti,wait-gate-clock}Ey sDJmcspi2_fckfti,wait-gate-clock}Ey sDJmcspi1_fckfti,wait-gate-clock}Ey sDJuart2_fckfti,wait-gate-clock}Ey sDJuart1_fckfti,wait-gate-clock}Ey s DJcore_12m_fckffixed-factor-clock}FDGJGhdq_fckfti,wait-gate-clock}Gy sDJcore_l3_ickffixed-factor-clock}=DHJHsdrc_ickfti,wait-gate-clock}Hy sDJgpmc_fckffixed-factor-clock}Hcore_l4_ickffixed-factor-clock}>DIJImmchs2_ickfti,omap3-interface-clock}Iy sDJmmchs1_ickfti,omap3-interface-clock}Iy sDJhdq_ickfti,omap3-interface-clock}Iy sDJmcspi4_ickfti,omap3-interface-clock}Iy sDJmcspi3_ickfti,omap3-interface-clock}Iy sDJmcspi2_ickfti,omap3-interface-clock}Iy sDJmcspi1_ickfti,omap3-interface-clock}Iy sDJi2c3_ickfti,omap3-interface-clock}Iy sDJi2c2_ickfti,omap3-interface-clock}Iy sDJi2c1_ickfti,omap3-interface-clock}Iy sDJuart2_ickfti,omap3-interface-clock}Iy sDJuart1_ickfti,omap3-interface-clock}Iy s DJgpt11_ickfti,omap3-interface-clock}Iy s DJgpt10_ickfti,omap3-interface-clock}Iy s DJmcbsp5_ickfti,omap3-interface-clock}Iy s DJmcbsp1_ickfti,omap3-interface-clock}Iy s DJomapctrl_ickfti,omap3-interface-clock}Iy sDJdss_tv_fckfti,gate-clock}7ysDJdss_96m_fckfti,gate-clock}DysDJdss2_alwon_fckfti,gate-clock}ysDJdummy_ckf fixed-clockgpt1_gate_fckfti,composite-gate-clock}sy DJJJgpt1_mux_fckfti,composite-mux-clock}?y @DKJKgpt1_fckfti,composite-clock}JKaes2_ickfti,omap3-interface-clock}Isy DJwkup_32k_fckffixed-factor-clock}?DLJLgpio1_dbckfti,gate-clock}Ly sDJsha12_ickfti,omap3-interface-clock}Iy sDJwdt2_fckfti,wait-gate-clock}Ly sDJwdt2_ickfti,omap3-interface-clock}My sDJwdt1_ickfti,omap3-interface-clock}My sDJgpio1_ickfti,omap3-interface-clock}My sDJomap_32ksync_ickfti,omap3-interface-clock}My sDJgpt12_ickfti,omap3-interface-clock}My sDJgpt1_ickfti,omap3-interface-clock}My sDJper_96m_fckffixed-factor-clock}(D J per_48m_fckffixed-factor-clock}/DNJNuart3_fckfti,wait-gate-clock}Nys DJgpt2_gate_fckfti,composite-gate-clock}syDOJOgpt2_mux_fckfti,composite-mux-clock}?y@DPJPgpt2_fckfti,composite-clock}OPgpt3_gate_fckfti,composite-gate-clock}syDQJQgpt3_mux_fckfti,composite-mux-clock}?sy@DRJRgpt3_fckfti,composite-clock}QRgpt4_gate_fckfti,composite-gate-clock}syDSJSgpt4_mux_fckfti,composite-mux-clock}?sy@DTJTgpt4_fckfti,composite-clock}STgpt5_gate_fckfti,composite-gate-clock}syDUJUgpt5_mux_fckfti,composite-mux-clock}?sy@DVJVgpt5_fckfti,composite-clock}UVgpt6_gate_fckfti,composite-gate-clock}syDWJWgpt6_mux_fckfti,composite-mux-clock}?sy@DXJXgpt6_fckfti,composite-clock}WXgpt7_gate_fckfti,composite-gate-clock}syDYJYgpt7_mux_fckfti,composite-mux-clock}?sy@DZJZgpt7_fckfti,composite-clock}YZgpt8_gate_fckfti,composite-gate-clock}s yD[J[gpt8_mux_fckfti,composite-mux-clock}?sy@D\J\gpt8_fckfti,composite-clock}[\gpt9_gate_fckfti,composite-gate-clock}s yD]J]gpt9_mux_fckfti,composite-mux-clock}?sy@D^J^gpt9_fckfti,composite-clock}]^per_32k_alwon_fckffixed-factor-clock}?D_J_gpio6_dbckfti,gate-clock}_ysDJgpio5_dbckfti,gate-clock}_ysDJgpio4_dbckfti,gate-clock}_ysDJgpio3_dbckfti,gate-clock}_ysDJgpio2_dbckfti,gate-clock}_ys DJwdt3_fckfti,wait-gate-clock}_ys DJper_l4_ickffixed-factor-clock}>D`J`gpio6_ickfti,omap3-interface-clock}`ysDJgpio5_ickfti,omap3-interface-clock}`ysDJgpio4_ickfti,omap3-interface-clock}`ysDJgpio3_ickfti,omap3-interface-clock}`ysDJgpio2_ickfti,omap3-interface-clock}`ys DJwdt3_ickfti,omap3-interface-clock}`ys DJuart3_ickfti,omap3-interface-clock}`ys DJuart4_ickfti,omap3-interface-clock}`ysDJgpt9_ickfti,omap3-interface-clock}`ys DJgpt8_ickfti,omap3-interface-clock}`ys DJgpt7_ickfti,omap3-interface-clock}`ysDJgpt6_ickfti,omap3-interface-clock}`ysDJgpt5_ickfti,omap3-interface-clock}`ysDJgpt4_ickfti,omap3-interface-clock}`ysDJgpt3_ickfti,omap3-interface-clock}`ysDJgpt2_ickfti,omap3-interface-clock}`ysDJmcbsp2_ickfti,omap3-interface-clock}`ysDJmcbsp3_ickfti,omap3-interface-clock}`ysDJmcbsp4_ickfti,omap3-interface-clock}`ysDJmcbsp2_gate_fckfti,composite-gate-clock}syD J mcbsp3_gate_fckfti,composite-gate-clock}syD J mcbsp4_gate_fckfti,composite-gate-clock}syDJemu_src_mux_ckf ti,mux-clock}abcy@DdJdemu_src_ckfti,clkdm-gate-clock}dDeJepclk_fckfti,divider-clock}esy@pclkx2_fckfti,divider-clock}esy@atclk_fckfti,divider-clock}esy@traceclk_src_fckf ti,mux-clock}abcsy@DfJftraceclk_fckfti,divider-clock}fs y@secure_32k_fckf fixed-clockDgJggpt12_fckffixed-factor-clock}gwdt1_fckffixed-factor-clock}gsecurity_l4_ick2ffixed-factor-clock}>DhJhaes1_ickfti,omap3-interface-clock}hsy rng_ickfti,omap3-interface-clock}hy ssha11_ickfti,omap3-interface-clock}hy sdes1_ickfti,omap3-interface-clock}hy scam_mclkfti,gate-clock}isycam_ickf!ti,omap3-no-wait-interface-clock}>ysDJcsi2_96m_fckfti,gate-clock}ysDJsecurity_l3_ickffixed-factor-clock}=DjJjpka_ickfti,omap3-interface-clock}jy sicr_ickfti,omap3-interface-clock}Iy sdes2_ickfti,omap3-interface-clock}Iy smspro_ickfti,omap3-interface-clock}Iy smailboxes_ickfti,omap3-interface-clock}Iy sssi_l4_ickffixed-factor-clock}>DqJqsr1_fckfti,wait-gate-clock}y ssr2_fckfti,wait-gate-clock}y ssr_l4_ickffixed-factor-clock}>dpll2_fckfti,divider-clock}%sy@DkJkdpll2_ckfti,omap3-dpll-clock}ky$@40BJDlJldpll2_m2_ckfti,divider-clock}lyDDmJmiva2_ckfti,wait-gate-clock}mysDJmodem_fckfti,omap3-interface-clock}y sDJsad2d_ickfti,omap3-interface-clock}=y sDJmad2d_ickfti,omap3-interface-clock}=y sDJmspro_fckfti,wait-gate-clock}y sssi_ssr_gate_fck_3430es2f ti,composite-no-wait-gate-clock}sy DnJnssi_ssr_div_fck_3430es2fti,composite-divider-clock}sy @$^DoJossi_ssr_fck_3430es2fti,composite-clock}noDpJpssi_sst_fck_3430es2ffixed-factor-clock}pDJhsotgusb_ick_3430es2f"ti,omap3-hsotgusb-interface-clock}Hy sDJssi_ick_3430es2fti,omap3-ssi-interface-clock}qy sDJusim_gate_fckfti,composite-gate-clock}Ds y D|J|sys_d2_ckffixed-factor-clock}DsJsomap_96m_d2_fckffixed-factor-clock}DDtJtomap_96m_d4_fckffixed-factor-clock}DDuJuomap_96m_d8_fckffixed-factor-clock}DDvJvomap_96m_d10_fckffixed-factor-clock}D DwJwdpll5_m2_d4_ckffixed-factor-clock}rDxJxdpll5_m2_d8_ckffixed-factor-clock}rDyJydpll5_m2_d16_ckffixed-factor-clock}rDzJzdpll5_m2_d20_ckffixed-factor-clock}rD{J{usim_mux_fckfti,composite-mux-clock(}stuvwxyz{sy @D}J}usim_fckfti,composite-clock}|}usim_ickfti,omap3-interface-clock}My s DJdpll5_ckfti,omap3-dpll-clock}y  $ L 40BD~J~dpll5_m2_ckfti,divider-clock}~y PDrJrsgx_gate_fckfti,composite-gate-clock}%sy DJcore_d3_ckffixed-factor-clock}%DJcore_d4_ckffixed-factor-clock}%DJcore_d6_ckffixed-factor-clock}%DJomap_192m_alwon_fckffixed-factor-clock}!DJcore_d2_ckffixed-factor-clock}%DJsgx_mux_fckfti,composite-mux-clock })y @DJsgx_fckfti,composite-clock}sgx_ickfti,wait-gate-clock}=y sDJcpefuse_fckfti,gate-clock}y sDJts_fckfti,gate-clock}?y sDJusbtll_fckfti,wait-gate-clock}ry sDJusbtll_ickfti,omap3-interface-clock}Iy sDJmmchs3_ickfti,omap3-interface-clock}Iy sDJmmchs3_fckfti,wait-gate-clock}y sDJdss1_alwon_fck_3430es2fti,dss-gate-clock}syDJdss_ick_3430es2fti,omap3-dss-interface-clock}>ysDJusbhost_120m_fckfti,gate-clock}rysDJusbhost_48m_fckfti,dss-gate-clock}/ysDJusbhost_ickfti,omap3-dss-interface-clock}>ysDJclockdomainscore_l3_clkdmti,clockdomain}dpll3_clkdmti,clockdomain}dpll1_clkdmti,clockdomain}per_clkdmti,clockdomainh}emu_clkdmti,clockdomain}edpll4_clkdmti,clockdomain}wkup_clkdmti,clockdomain$}dss_clkdmti,clockdomain}core_l4_clkdmti,clockdomain}cam_clkdmti,clockdomain}iva2_clkdmti,clockdomain}dpll2_clkdmti,clockdomain}ld2d_clkdmti,clockdomain }dpll5_clkdmti,clockdomain}~sgx_clkdmti,clockdomain}usbhost_clkdmti,clockdomain }counter@48320000ti,omap-counter32kyH2  counter_32kinterrupt-controller@48200000ti,omap3-intcyH DJdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmayH` ju `DJpbias_regulatorti,pbias-omapypbias_mmc_omap2430pbias_mmc_omap2430w@-DJgpio@48310000ti,omap3-gpioyH1gpio1D J gpio@49050000ti,omap3-gpioyIgpio2DJgpio@49052000ti,omap3-gpioyI gpio3gpio@49054000ti,omap3-gpioyI@ gpio4DJgpio@49056000ti,omap3-gpioyI`!gpio5D J gpio@49058000ti,omap3-gpioyI"gpio6DJserial@4806a000ti,omap3-uartyH H12txrxuart1lserial@4806c000ti,omap3-uartyHI34txrxuart2l,default:serial@49020000ti,omap3-uartyIJn56txrxuart3l,default:i2c@48070000 ti,omap3-i2cyH8txrxi2c1,default:'@twl@48yH& ti,twl4030,default:audioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0DJregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5DJregulator-vusb1v8ti,twl4030-vusb1v8DJregulator-vusb3v1ti,twl4030-vusb3v1DJregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@%regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpio9twl4030-usbti,twl4030-usb ESaoxDJpwmti,twl4030-pwmpwmledti,twl4030-pwmledDJpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madci2c@48072000 ti,omap3-i2cyH 9txrxi2c2 disabledi2c@48060000 ti,omap3-i2cyH=txrxi2c3,default:eeprom@51 atmel,24c01yQlis33de@1dst,lis33dest,lis3lv02dy" 4 F Xftxx& &mailbox@48094000ti,omap3-mailboxmailboxyH @(4Fdsp X cspi@48098000ti,omap2-mcspiyH Amcspi1n@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3,default:ads7846@0,default: ti,ads7846|y`& spi@4809a000ti,omap2-mcspiyH Bmcspi2n +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiyH [mcspi3n tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiyH 0mcspi4nFGtx0rx01w@480b2000 ti,omap3-1wyH :hdq1wmmc@4809c000ti,omap3-hsmmcyH Smmc1=>txrx,default:mmc@480b4000ti,omap3-hsmmcyH @Vmmc2/0txrx,default:'4DQmmc@480ad000ti,omap3-hsmmcyH ^mmc3MNtxrx disabledmmu@480bd400_ti,omap2-iommuyH mmu_isplDJmmu@5d000000_ti,omap2-iommuy]mmu_iva disabledwdt@48314000 ti,omap3-wdtyH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspyH@|mpu ;< commontxrxmcbsp1 txrx disabledmcbsp@49022000ti,omap3-mcbspyI I |mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxokayDJmcbsp@49024000ti,omap3-mcbspyI@I |mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrx disabledmcbsp@49026000ti,omap3-mcbspyI`|mpu 67 commontxrxmcbsp4txrx disabledmcbsp@48096000ti,omap3-mcbspyH `|mpu QR commontxrxmcbsp5txrx disabledsham@480c3000ti,omap3-shamshamyH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_coreyH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivayH timer@48318000ti,omap3430-timeryH1%timer1timer@49032000ti,omap3430-timeryI &timer2timer@49034000ti,omap3430-timeryI@'timer3timer@49036000ti,omap3430-timeryI`(timer4timer@49038000ti,omap3430-timeryI)timer5timer@4903a000ti,omap3430-timeryI*timer6timer@4903c000ti,omap3430-timeryI+timer7timer@4903e000ti,omap3430-timeryI,timer8timer@49040000ti,omap3430-timeryI-timer9timer@48086000ti,omap3430-timeryH`.timer10timer@48088000ti,omap3430-timeryH/timer11timer@48304000ti,omap3430-timeryH0@_timer12usbhstll@48062000 ti,usbhs-tllyH N usb_tll_hsusbhshost@48064000ti,usbhs-hostyH@ usb_host_hs ehci-phy disabledohci@48064400ti,ohci-omap3yHD&Lehci@48064800 ti,ehci-omapyHH&Mgpmc@6e000000ti,omap3430-gpmcgpmcynusb_otg_hs@480ab000ti,omap3-musbyH \]mcdma usb_otg_hs  (7 ?usb2-physI2dss@48050000 ti,omap3-dssyHok dss_core}fck,default:dispc@48050400ti,omap3-dispcyH dss_dispc}fckencoder@4804fc00 ti,omap3-dsiyHH@H |protophypll disabled dss_dsi1} fcksys_clkencoder@48050800ti,omap3-rfbiyH disabled dss_rfbi}fckickencoder@48050c00ti,omap3-vencyH  disabled dss_venc}fckportendpointO_D J ssi-controller@48058000 ti,omap3-ssissiokyHH|sysgddGgdd_mpu }p ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portyHH|txrx&CDssi-port@4805b000ti,omap3-ssi-portyHH|txrx&EFpinmux@480025d8 ti,omap3-padconfpinctrl-singleyH%$,default:pinmux_hsusb2_2_pins0R   " DJpinmux_w3cbw003c_2_pinsRDJpinmux_led_pinsRDJpinmux_button_pinsRDJisp@480bc000 ti,omap3-ispyH H |jqfportspwmleds pwm-ledsovero}overo:blue:COM w5mmc0soundti,omap-twl4030overohsusb2_power_regregulator-fixed hsusb2_vbusLK@LK@ pDJhsusb2_phyusb-nop-xceiv |DJregulator-w3cbw003c-npoweronregulator-fixedregulator-w3cbw003c-npoweron2Z2Z DJregulator-w3cbw003c-wifi-nreset,default:regulator-fixed regulator-w3cbw003c-wifi-nreset2Z2Z  'DJregulator-w3cbw003c-bt-nresetregulator-fixedregulator-w3cbw003c-bt-nreset2Z2Z 'DJlis33-3v3-regregulator-fixedlis33-3v3-reg2Z2ZDJlis33-1v8-regregulator-fixedlis33-1v8-regw@w@DJdisplay@0samsung,lte430wq-f0cpanel-dpi}lcd43,default:   portendpointO DJpanel-timinga %)/;H R_lvads7846-regregulator-fixed ads7846-reg2Z2ZDJbacklightgpio-backlight,default:   leds gpio-leds,default:heartbeat}overo:red:gpio21   heartbeatgpio22}overo:blue:gpio22  gpio_keys gpio-keys,default:button0@23}button0  button1@14}button1   #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0linux,phandlepinctrl-single,pins#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requestssysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxlinux,wakeupti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplyvmmc_aux-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinsmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesiommusti,phy-typelabelpwmsmax-brightnesslinux,default-triggerti,modelti,mcbspstartup-delay-usenable-active-highreset-gpiosenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activedefault-onlinux,codegpio-key,wakeup