i8<(-Eheadacoustics,omap3-hatechnexion,omap3-tao3530ti,omap34xxti,omap3&37TI OMAP3 HEAD acoustics baseboard with TAO3530 SOMchosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/serial@4806a000T/ocp/serial@4806c000\/ocp/serial@49020000memorydmemorypcpuscpu@0arm,cortex-a8dcpupt{cpu(HАg8 Odp` 'ppmuarm,cortex-a8-pmupTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocpti,omap3-l3-smxsimple-busph l3_mainl4@48000000ti,omap3-l4-coresimple-bus Hscm@2000ti,omap3-scmsimple-busp  pinmux@30 ti,omap3-padconfpinctrl-singlep08/default= pinmux_hsusbb2_pins`G          [apinmux_mmc1_pinsPG "$&[apinmux_mmc2_pins0G(*,.02[apinmux_wlan_gpioG^pinmux_uart3_pinsGnAp[apinmux_i2c3_pinsG[apinmux_mcspi1_pins G[apinmux_mcspi3_pins G[apinmux_mcbsp3_pins G<>@B[apinmux_twl4030_pinsGA[apinmux_sound2_pinsGnpinmux_led_blue_pinsG[apinmux_led_green_pinsG[ a pinmux_led_red_pinsG[ a pinmux_poweroff_pinsG[apinmux_powerdown_input_pinsG[afpga_boot0_pins G[afpga_boot1_pins Grtvx[ascm_conf@270sysconpp0[aclocksmcbsp5_mux_fckiti,composite-mux-clockt vph[amcbsp5_fckiti,composite-clockt mcbsp1_mux_fckiti,composite-mux-clockt vp[amcbsp1_fckiti,composite-clocktmcbsp2_mux_fckiti,composite-mux-clockt vp[amcbsp2_fckiti,composite-clocktmcbsp3_mux_fckiti,composite-mux-clockt ph[amcbsp3_fckiti,composite-clocktmcbsp4_mux_fckiti,composite-mux-clockt vph[amcbsp4_fckiti,composite-clocktclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlep \pinmux_twl4030_vpins G[aaes@480c5000 ti,omap3-aesaespH PPABtxrx disabledprm@48306000 ti,omap3-prmpH0`@ clocksvirt_16_8m_cki fixed-clockY[aosc_sys_cki ti,mux-clocktp @[asys_ckiti,divider-clocktvpp[$a$sys_clkout1iti,gate-clocktp pvdpll3_x2_ckifixed-factor-clockt dpll3_m2x2_ckifixed-factor-clockt![#a#dpll4_x2_ckifixed-factor-clockt"corex2_fckifixed-factor-clockt#[%a%wkup_l4_ickifixed-factor-clockt$[TaTcorex2_d3_fckifixed-factor-clockt%[acorex2_d5_fckifixed-factor-clockt%[aclockdomainscm@48004000 ti,omap3-cmpH@@clocksdummy_apb_pclki fixed-clockomap_32k_fcki fixed-clock[FaFvirt_12m_cki fixed-clock[avirt_13m_cki fixed-clock]@[avirt_19200000_cki fixed-clock$[avirt_26000000_cki fixed-clock[avirt_38_4m_cki fixed-clockI[adpll4_ckiti,omap3-dpll-per-clockt$$p D 0["a"dpll4_m2_ckiti,divider-clockt"?p H[&a&dpll4_m2x2_mul_ckifixed-factor-clockt&['a'dpll4_m2x2_ckiti,gate-clockt'vp [(a(omap_96m_alwon_fckifixed-factor-clockt([/a/dpll3_ckiti,omap3-dpll-core-clockt$$p @ 0[ a dpll3_m3_ckiti,divider-clockt vp@[)a)dpll3_m3x2_mul_ckifixed-factor-clockt)[*a*dpll3_m3x2_ckiti,gate-clockt*v p [+a+emu_core_alwon_ckifixed-factor-clockt+[hahsys_altclki fixed-clock[4a4mcbsp_clksi fixed-clock[ a dpll3_m2_ckiti,divider-clockt vp @[!a!core_ckifixed-factor-clockt![,a,dpll1_fckiti,divider-clockt,vp @[-a-dpll1_ckiti,omap3-dpll-clockt$-p  $ @ 4[adpll1_x2_ckifixed-factor-clockt[.a.dpll1_x2m2_ckiti,divider-clockt.p D[BaBcm_96m_fckifixed-factor-clockt/[0a0omap_96m_fcki ti,mux-clockt0$vp @[KaKdpll4_m3_ckiti,divider-clockt"v p@[1a1dpll4_m3x2_mul_ckifixed-factor-clockt1[2a2dpll4_m3x2_ckiti,gate-clockt2vp [3a3omap_54m_fcki ti,mux-clockt34vp @[>a>cm_96m_d2_fckifixed-factor-clockt0[5a5omap_48m_fcki ti,mux-clockt54vp @[6a6omap_12m_fckifixed-factor-clockt6[MaMdpll4_m4_ckiti,divider-clockt" p@[7a7dpll4_m4x2_mul_ckiti,fixed-factor-clockt7[8a8dpll4_m4x2_ckiti,gate-clockt8vp [adpll4_m5_ckiti,divider-clockt"?p@[9a9dpll4_m5x2_mul_ckiti,fixed-factor-clockt9[:a:dpll4_m5x2_ckiti,gate-clockt:vp [papdpll4_m6_ckiti,divider-clockt"v?p@[;a;dpll4_m6x2_mul_ckifixed-factor-clockt;[<a<dpll4_m6x2_ckiti,gate-clockt<vp [=a=emu_per_alwon_ckifixed-factor-clockt=[iaiclkout2_src_gate_cki ti,composite-no-wait-gate-clockt,vp p[?a?clkout2_src_mux_ckiti,composite-mux-clockt,$0>p p[@a@clkout2_src_ckiti,composite-clockt?@[AaAsys_clkout2iti,divider-clocktAv@p p$mpu_ckifixed-factor-clocktB[CaCarm_fckiti,divider-clocktCp $emu_mpu_alwon_ckifixed-factor-clocktC[jajl3_ickiti,divider-clockt,p @[DaDl4_ickiti,divider-clocktDvp @[EaErm_ickiti,divider-clocktEvp @gpt10_gate_fckiti,composite-gate-clockt$v p [GaGgpt10_mux_fckiti,composite-mux-clocktF$vp @[HaHgpt10_fckiti,composite-clocktGHgpt11_gate_fckiti,composite-gate-clockt$v p [IaIgpt11_mux_fckiti,composite-mux-clocktF$vp @[JaJgpt11_fckiti,composite-clocktIJcore_96m_fckifixed-factor-clocktK[ a mmchs2_fckiti,wait-gate-clockt p v[ammchs1_fckiti,wait-gate-clockt p v[ai2c3_fckiti,wait-gate-clockt p v[ai2c2_fckiti,wait-gate-clockt p v[ai2c1_fckiti,wait-gate-clockt p v[amcbsp5_gate_fckiti,composite-gate-clockt v p [ a mcbsp1_gate_fckiti,composite-gate-clockt v p [acore_48m_fckifixed-factor-clockt6[LaLmcspi4_fckiti,wait-gate-clocktLp v[amcspi3_fckiti,wait-gate-clocktLp v[amcspi2_fckiti,wait-gate-clocktLp v[amcspi1_fckiti,wait-gate-clocktLp v[auart2_fckiti,wait-gate-clocktLp v[auart1_fckiti,wait-gate-clocktLp v [acore_12m_fckifixed-factor-clocktM[NaNhdq_fckiti,wait-gate-clocktNp v[acore_l3_ickifixed-factor-clocktD[OaOsdrc_ickiti,wait-gate-clocktOp v[agpmc_fckifixed-factor-clocktOcore_l4_ickifixed-factor-clocktE[PaPmmchs2_ickiti,omap3-interface-clocktPp v[ammchs1_ickiti,omap3-interface-clocktPp v[ahdq_ickiti,omap3-interface-clocktPp v[amcspi4_ickiti,omap3-interface-clocktPp v[amcspi3_ickiti,omap3-interface-clocktPp v[amcspi2_ickiti,omap3-interface-clocktPp v[amcspi1_ickiti,omap3-interface-clocktPp v[ai2c3_ickiti,omap3-interface-clocktPp v[ai2c2_ickiti,omap3-interface-clocktPp v[ai2c1_ickiti,omap3-interface-clocktPp v[auart2_ickiti,omap3-interface-clocktPp v[auart1_ickiti,omap3-interface-clocktPp v [agpt11_ickiti,omap3-interface-clocktPp v [agpt10_ickiti,omap3-interface-clocktPp v [amcbsp5_ickiti,omap3-interface-clocktPp v [amcbsp1_ickiti,omap3-interface-clocktPp v [aomapctrl_ickiti,omap3-interface-clocktPp v[adss_tv_fckiti,gate-clockt>pv[adss_96m_fckiti,gate-clocktKpv[adss2_alwon_fckiti,gate-clockt$pv[adummy_cki fixed-clockgpt1_gate_fckiti,composite-gate-clockt$vp [QaQgpt1_mux_fckiti,composite-mux-clocktF$p @[RaRgpt1_fckiti,composite-clocktQRaes2_ickiti,omap3-interface-clocktPvp [awkup_32k_fckifixed-factor-clocktF[SaSgpio1_dbckiti,gate-clocktSp v[asha12_ickiti,omap3-interface-clocktPp v[awdt2_fckiti,wait-gate-clocktSp v[awdt2_ickiti,omap3-interface-clocktTp v[awdt1_ickiti,omap3-interface-clocktTp v[agpio1_ickiti,omap3-interface-clocktTp v[aomap_32ksync_ickiti,omap3-interface-clocktTp v[agpt12_ickiti,omap3-interface-clocktTp v[agpt1_ickiti,omap3-interface-clocktTp v[aper_96m_fckifixed-factor-clockt/[aper_48m_fckifixed-factor-clockt6[UaUuart3_fckiti,wait-gate-clocktUpv [agpt2_gate_fckiti,composite-gate-clockt$vp[VaVgpt2_mux_fckiti,composite-mux-clocktF$p@[WaWgpt2_fckiti,composite-clocktVWgpt3_gate_fckiti,composite-gate-clockt$vp[XaXgpt3_mux_fckiti,composite-mux-clocktF$vp@[YaYgpt3_fckiti,composite-clocktXYgpt4_gate_fckiti,composite-gate-clockt$vp[ZaZgpt4_mux_fckiti,composite-mux-clocktF$vp@[[a[gpt4_fckiti,composite-clocktZ[gpt5_gate_fckiti,composite-gate-clockt$vp[\a\gpt5_mux_fckiti,composite-mux-clocktF$vp@[]a]gpt5_fckiti,composite-clockt\]gpt6_gate_fckiti,composite-gate-clockt$vp[^a^gpt6_mux_fckiti,composite-mux-clocktF$vp@[_a_gpt6_fckiti,composite-clockt^_gpt7_gate_fckiti,composite-gate-clockt$vp[`a`gpt7_mux_fckiti,composite-mux-clocktF$vp@[aaagpt7_fckiti,composite-clockt`agpt8_gate_fckiti,composite-gate-clockt$v p[babgpt8_mux_fckiti,composite-mux-clocktF$vp@[cacgpt8_fckiti,composite-clocktbcgpt9_gate_fckiti,composite-gate-clockt$v p[dadgpt9_mux_fckiti,composite-mux-clocktF$vp@[eaegpt9_fckiti,composite-clocktdeper_32k_alwon_fckifixed-factor-clocktF[fafgpio6_dbckiti,gate-clocktfpv[agpio5_dbckiti,gate-clocktfpv[agpio4_dbckiti,gate-clocktfpv[agpio3_dbckiti,gate-clocktfpv[agpio2_dbckiti,gate-clocktfpv [awdt3_fckiti,wait-gate-clocktfpv [aper_l4_ickifixed-factor-clocktE[gaggpio6_ickiti,omap3-interface-clocktgpv[agpio5_ickiti,omap3-interface-clocktgpv[agpio4_ickiti,omap3-interface-clocktgpv[agpio3_ickiti,omap3-interface-clocktgpv[agpio2_ickiti,omap3-interface-clocktgpv [awdt3_ickiti,omap3-interface-clocktgpv [auart3_ickiti,omap3-interface-clocktgpv [auart4_ickiti,omap3-interface-clocktgpv[agpt9_ickiti,omap3-interface-clocktgpv [agpt8_ickiti,omap3-interface-clocktgpv [agpt7_ickiti,omap3-interface-clocktgpv[agpt6_ickiti,omap3-interface-clocktgpv[agpt5_ickiti,omap3-interface-clocktgpv[agpt4_ickiti,omap3-interface-clocktgpv[agpt3_ickiti,omap3-interface-clocktgpv[agpt2_ickiti,omap3-interface-clocktgpv[amcbsp2_ickiti,omap3-interface-clocktgpv[amcbsp3_ickiti,omap3-interface-clocktgpv[amcbsp4_ickiti,omap3-interface-clocktgpv[amcbsp2_gate_fckiti,composite-gate-clockt vp[amcbsp3_gate_fckiti,composite-gate-clockt vp[amcbsp4_gate_fckiti,composite-gate-clockt vp[aemu_src_mux_cki ti,mux-clockt$hijp@[kakemu_src_ckiti,clkdm-gate-clocktk[lalpclk_fckiti,divider-clocktlvp@pclkx2_fckiti,divider-clocktlvp@atclk_fckiti,divider-clocktlvp@traceclk_src_fcki ti,mux-clockt$hijvp@[mamtraceclk_fckiti,divider-clocktmv p@secure_32k_fcki fixed-clock[nangpt12_fckifixed-factor-clocktnwdt1_fckifixed-factor-clocktnsecurity_l4_ick2ifixed-factor-clocktE[oaoaes1_ickiti,omap3-interface-clocktovp rng_ickiti,omap3-interface-clocktop vsha11_ickiti,omap3-interface-clocktop vdes1_ickiti,omap3-interface-clocktop vcam_mclkiti,gate-clocktpvpcam_icki!ti,omap3-no-wait-interface-clocktEpv[acsi2_96m_fckiti,gate-clockt pv[asecurity_l3_ickifixed-factor-clocktD[qaqpka_ickiti,omap3-interface-clocktqp vicr_ickiti,omap3-interface-clocktPp vdes2_ickiti,omap3-interface-clocktPp vmspro_ickiti,omap3-interface-clocktPp vmailboxes_ickiti,omap3-interface-clocktPp vssi_l4_ickifixed-factor-clocktE[xaxsr1_fckiti,wait-gate-clockt$p vsr2_fckiti,wait-gate-clockt$p vsr_l4_ickifixed-factor-clocktEdpll2_fckiti,divider-clockt,vp@[rardpll2_ckiti,omap3-dpll-clockt$rp$@4:LT[sasdpll2_m2_ckiti,divider-clocktspD[tativa2_ckiti,wait-gate-clockttpv[amodem_fckiti,omap3-interface-clockt$p v[asad2d_ickiti,omap3-interface-clocktDp v[amad2d_ickiti,omap3-interface-clocktDp v[amspro_fckiti,wait-gate-clockt p vssi_ssr_gate_fck_3430es2i ti,composite-no-wait-gate-clockt%vp [uaussi_ssr_div_fck_3430es2iti,composite-divider-clockt%vp @$h[vavssi_ssr_fck_3430es2iti,composite-clocktuv[wawssi_sst_fck_3430es2ifixed-factor-clocktw[ahsotgusb_ick_3430es2i"ti,omap3-hsotgusb-interface-clocktOp v[assi_ick_3430es2iti,omap3-ssi-interface-clocktxp v[ausim_gate_fckiti,composite-gate-clocktKv p [asys_d2_ckifixed-factor-clockt$[zazomap_96m_d2_fckifixed-factor-clocktK[{a{omap_96m_d4_fckifixed-factor-clocktK[|a|omap_96m_d8_fckifixed-factor-clocktK[}a}omap_96m_d10_fckifixed-factor-clocktK [~a~dpll5_m2_d4_ckifixed-factor-clockty[adpll5_m2_d8_ckifixed-factor-clockty[adpll5_m2_d16_ckifixed-factor-clockty[adpll5_m2_d20_ckifixed-factor-clockty[ausim_mux_fckiti,composite-mux-clock(t$z{|}~vp @[ausim_fckiti,composite-clocktusim_ickiti,omap3-interface-clocktTp v [adpll5_ckiti,omap3-dpll-clockt$$p  $ L 4:L[adpll5_m2_ckiti,divider-clocktp P[yaysgx_gate_fckiti,composite-gate-clockt,vp [acore_d3_ckifixed-factor-clockt,[acore_d4_ckifixed-factor-clockt,[acore_d6_ckifixed-factor-clockt,[aomap_192m_alwon_fckifixed-factor-clockt([acore_d2_ckifixed-factor-clockt,[asgx_mux_fckiti,composite-mux-clock t0p @[asgx_fckiti,composite-clocktsgx_ickiti,wait-gate-clocktDp v[acpefuse_fckiti,gate-clockt$p v[ats_fckiti,gate-clocktFp v[ausbtll_fckiti,wait-gate-clocktyp v[ausbtll_ickiti,omap3-interface-clocktPp v[ammchs3_ickiti,omap3-interface-clocktPp v[ammchs3_fckiti,wait-gate-clockt p v[adss1_alwon_fck_3430es2iti,dss-gate-clocktvp[adss_ick_3430es2iti,omap3-dss-interface-clocktEpv[ausbhost_120m_fckiti,gate-clocktypv[ausbhost_48m_fckiti,dss-gate-clockt6pv[ausbhost_ickiti,omap3-dss-interface-clocktEpv[aclockdomainscore_l3_clkdmti,clockdomaintdpll3_clkdmti,clockdomaint dpll1_clkdmti,clockdomaintper_clkdmti,clockdomainhtemu_clkdmti,clockdomaintldpll4_clkdmti,clockdomaint"wkup_clkdmti,clockdomain$tdss_clkdmti,clockdomaintcore_l4_clkdmti,clockdomaintcam_clkdmti,clockdomaintiva2_clkdmti,clockdomaintdpll2_clkdmti,clockdomaintsd2d_clkdmti,clockdomain tdpll5_clkdmti,clockdomaintsgx_clkdmti,clockdomaintusbhost_clkdmti,clockdomain tcounter@48320000ti,omap-counter32kpH2  counter_32kinterrupt-controller@48200000ti,omap3-intcpH [adma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmapH` t `[apbias_regulatorti,pbias-omapppbias_mmc_omap2430pbias_mmc_omap2430w@-[agpio@48310000ti,omap3-gpiopH1gpio1gpio@49050000ti,omap3-gpiopIgpio2gpio@49052000ti,omap3-gpiopI gpio3gpio@49054000ti,omap3-gpiopI@ gpio4gpio@49056000ti,omap3-gpiopI`!gpio5[agpio@49058000ti,omap3-gpiopI"gpio6[aserial@4806a000ti,omap3-uartpH  H12txrxuart1lserial@4806c000ti,omap3-uartpH I34txrxuart2lserial@49020000ti,omap3-uartpI J56txrxuart3l/default=i2c@48070000 ti,omap3-i2cpH8txrxi2c1'@twl@48pH& ti,twl4030/default=audioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci !watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 vdd_ehciw@w@/regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' [aregulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0[aregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5[aregulator-vusb1v8ti,twl4030-vusb1v8[aregulator-vusb3v1ti,twl4030-vusb3v1[aregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-[agpioti,twl4030-gpioCOZ[atwl4030-usbti,twl4030-usb gu[apwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madci2c@48072000 ti,omap3-i2cpH 9txrxi2c2 disabledi2c@48060000 ti,omap3-i2cpH=txrxi2c3/default=mailbox@48094000ti,omap3-mailboxmailboxpH @dsp   spi@48098000ti,omap2-mcspipH Amcspi1+@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3/default=spidev@0spidev9lpKspi@4809a000ti,omap2-mcspipH Bmcspi2+ +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspipH [mcspi3+ tx0rx0tx1rx1/default=spidev@0spidev9lpKspi@480ba000ti,omap2-mcspipH 0mcspi4+FGtx0rx01w@480b2000 ti,omap3-1wpH :hdq1wmmc@4809c000ti,omap3-hsmmcpH Smmc1T=>txrxa/default=nz mmc@480b4000ti,omap3-hsmmcpH @Vmmc2/0txrx/default=nmmc@480ad000ti,omap3-hsmmcpH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommupH mmu_isp[ammu@5d000000ti,omap2-iommup]mmu_iva disabledwdt@48314000 ti,omap3-wdtpH1@ wd_timer2mcbsp@48074000ti,omap3-mcbsppH@mpu ;< commontxrxmcbsp1 txrx disabledmcbsp@49022000ti,omap3-mcbsppI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxokay[amcbsp@49024000ti,omap3-mcbsppI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxokay/default=mcbsp@49026000ti,omap3-mcbsppI`mpu 67 commontxrxmcbsp4txrx disabledmcbsp@48096000ti,omap3-mcbsppH `mpu QR commontxrxmcbsp5txrx disabledsham@480c3000ti,omap3-shamshampH 0d1Erx disabledsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_corepH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivapH timer@48318000ti,omap3430-timerpH1%timer1timer@49032000ti,omap3430-timerpI &timer2timer@49034000ti,omap3430-timerpI@'timer3timer@49036000ti,omap3430-timerpI`(timer4timer@49038000ti,omap3430-timerpI)timer5timer@4903a000ti,omap3430-timerpI*timer6timer@4903c000ti,omap3430-timerpI+timer7timer@4903e000ti,omap3430-timerpI,timer8 timer@49040000ti,omap3430-timerpI-timer9 timer@48086000ti,omap3430-timerpH`.timer10 timer@48088000ti,omap3430-timerpH/timer11 timer@48304000ti,omap3430-timerpH0@_timer12-usbhstll@48062000 ti,usbhs-tllpH N usb_tll_hsusbhshost@48064000ti,usbhs-hostpH@ usb_host_hs =ehci-phyohci@48064400ti,ohci-omap3pHD&Lehci@48064800 ti,ehci-omappHH&MHgpmc@6e000000ti,omap3430-gpmcgpmcpnMYnand@0,0 pkzsw$$$0 .=HNH_6nx-loader@0 X-Loaderpbootloaders@80000U-Bootpbootloaders_env@260000 U-Boot Envp&kernel@280000Kernelp(@filesystem@680000 File Systemphusb_otg_hs@480ab000ti,omap3-musbpH \]mcdma usb_otg_hs H usb2-phy2dss@48050000 ti,omap3-dsspH disabled dss_coret{fckdispc@48050400ti,omap3-dispcpH dss_dispct{fckencoder@4804fc00 ti,omap3-dsipHH@H protophypll disabled dss_dsi1t {fcksys_clkencoder@48050800ti,omap3-rfbipH disabled dss_rfbit{fckickencoder@48050c00ti,omap3-vencpH  disabled dss_venct{fckssi-controller@48058000 ti,omap3-ssissiokpHHsysgddGgdd_mpu tw {ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portpHHtxrx&CDssi-port@4805b000ti,omap3-ssi-portpHHtxrx&EFpinmux@480025d8 ti,omap3-padconfpinctrl-singlepH%$isp@480bc000 ti,omap3-isppH H |iportshsusb2_power_regregulator-fixed hsusb2_vbus2Z2Z p[ahsusb2_phyusb-nop-xceiv [asoundti,omap-twl4030  omap3beagleregulator-mmc2-sdio-poweronregulator-fixedregulator-mmc2-sdio-poweron00 '[agpio_poweroff/default=gpio-poweroff  #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinslinux,phandle#clock-cellsti,bit-shiftdmasdma-namesstatusclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requestssysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyspi-cphati,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplycd-gpiosbus-widthnon-removablecap-power-off-card#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespoweriommusti,phy-typegpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbspenable-active-low