683t(l3<Freescale i.MX7 SabreSD Board!fsl,imx7d-sdbfsl,imx7dchosenaliases%,/soc/aips-bus@30000000/gpio@30200000%2/soc/aips-bus@30000000/gpio@30210000%8/soc/aips-bus@30000000/gpio@30220000%>/soc/aips-bus@30000000/gpio@30230000%D/soc/aips-bus@30000000/gpio@30240000%J/soc/aips-bus@30000000/gpio@30250000%P/soc/aips-bus@30000000/gpio@30260000$V/soc/aips-bus@30800000/i2c@30a20000$[/soc/aips-bus@30800000/i2c@30a30000$`/soc/aips-bus@30800000/i2c@30a40000$e/soc/aips-bus@30800000/i2c@30a50000&j/soc/aips-bus@30800000/usdhc@30b40000&o/soc/aips-bus@30800000/usdhc@30b50000&t/soc/aips-bus@30800000/usdhc@30b60000'y/soc/aips-bus@30800000/serial@30860000'/soc/aips-bus@30800000/serial@30870000'/soc/aips-bus@30800000/serial@30880000'/soc/aips-bus@30800000/serial@30a60000'/soc/aips-bus@30800000/serial@30a70000'/soc/aips-bus@30800000/serial@30a80000'/soc/aips-bus@30800000/serial@30a90000memorymemorycpuscpu@0!arm,cortex-a7cpu2g8 l >?&armarm_root_srcpll_armpll_sys_maincpu@1!arm,cortex-a7cpuinterrupt-controller@31001000!arm,cortex-a7-gic 11 1@ 1` $*clock-cki !fixed-clock2?Ockil$*clock-osc !fixed-clock2?n6Oosc$*soc !simple-busbsaips-bus@30000000!fsl,aips-bussimple-bus0@sgpio@30200000!fsl,imx7d-gpiofsl,imx35-gpio0 z@A$*gpio@30210000!fsl,imx7d-gpiofsl,imx35-gpio0!zBCgpio@30220000!fsl,imx7d-gpiofsl,imx35-gpio0"zDEgpio@30230000!fsl,imx7d-gpiofsl,imx35-gpio0#zFG$*gpio@30240000!fsl,imx7d-gpiofsl,imx35-gpio0$zHI$ * gpio@30250000!fsl,imx7d-gpiofsl,imx35-gpio0%zJKgpio@30260000!fsl,imx7d-gpiofsl,imx35-gpio0&zLMgpt@302d0000!fsl,imx7d-gptfsl,imx6sx-gpt0- z7.ipgpergpt@302e0000!fsl,imx7d-gptfsl,imx6sx-gpt0. z62ipgper disabledgpt@302f0000!fsl,imx7d-gptfsl,imx6sx-gpt0/ z56ipgper disabledgpt@30300000!fsl,imx7d-gptfsl,imx6sx-gpt00 z4:ipgper disablediomuxc@30330000!fsl,imx7d-iomuxc03defaultimx7d-sdbhoggrp0D4$*i2c1grp0L@H@$*i2c2grp0T@P@$ * i2c3grp0\@X@$ * i2c4grp0@@$ * uart1grp0,y(y$*uart5grp`typyxy |yuart6grp`lyhytypyusdhc1grpY YYYYYYY$ * usdhc2grp,Y(0Y4Y8Y<Y|Yusdhc2grp_100mhz,Z(0Z4Z8Z<Zusdhc2grp_200mhz,[(0[4[8[<[usdhc3grpDY@HYLYPYTYXY\Y`YdYhusdhc3grp_100mhzDZ@HZLZPZTZXZ\Z`ZdZhusdhc3grp_200mhzD[@H[L[P[T[X[\[`[d[hiomuxc-gpr@30340000!fsl,imx7d-iomuxc-gprsyscon04ocotp-ctrl@30350000!syscon05 disabledanatop@303600004!fsl,imx7d-anatopfsl,imx6q-anatopsysconsimple-bus06z13regulator-vdd1p0d@210!fsl,anatop-regulatorvdd1p0d 5O/DW 5jO}snvs@30370000!fsl,sec-v4.0-monsimple-bus s07snvs-rtc-lp@34!fsl,sec-v4.0-mon-rtc-lp4Xzccm@30380000!fsl,imx7d-ccm08zUV2 ckilosc$*src@30390000#!fsl,imx7d-srcfsl,imx51-srcsyscon09 zYaips-bus@30800000!fsl,aips-bussimple-bus0@sserial@30860000!fsl,imx7d-uartfsl,imx6q-uart0 zipgperokaydefault serial@30870000!fsl,imx7d-uartfsl,imx6q-uart0 zipgper disabledserial@30880000!fsl,imx7d-uartfsl,imx6q-uart0 zipgper disabledi2c@30a20000!fsl,imx7d-i2cfsl,imx21-i2c0 z#okaydefaultpfuze3000@08!fsl,pfuze3000regulatorssw1a `j$*sw1b `jsw2`:sw3 -PswbstLK@N0vsnvsB@-vrefddrvldo1w@2Zvldo2 5vccsd+|2Zv33+|2Zvldo3w@2Zvldo4w@2Zi2c@30a30000!fsl,imx7d-i2cfsl,imx21-i2c0 z$okaydefault i2c@30a40000!fsl,imx7d-i2cfsl,imx21-i2c0 z%okaydefault i2c@30a50000!fsl,imx7d-i2cfsl,imx21-i2c0 z&okaydefault wm8960@1a !wlf,wm8960Jmclkserial@30a60000!fsl,imx7d-uartfsl,imx6q-uart0 zipgper disabledserial@30a70000!fsl,imx7d-uartfsl,imx6q-uart0 zipgper disabledserial@30a80000!fsl,imx7d-uartfsl,imx6q-uart0 zipgper disabledserial@30a90000!fsl,imx7d-uartfsl,imx6q-uart0 z~ipgper disabledusdhc@30b40000!!fsl,imx7d-usdhcfsl,imx6sl-usdhc0 z ipgahbperokaydefault    " +>usdhc@30b50000!!fsl,imx7d-usdhcfsl,imx6sl-usdhc0 z ipgahbper disabledusdhc@30b60000!!fsl,imx7d-usdhcfsl,imx6sl-usdhc0 z ipgahbper disabledregulators !simple-busregulator@0!regulator-fixedusb_otg1_vbusLK@LK@ TYregulator@1!regulator-fixedusb_otg2_vbusLK@LK@ TYregulator@2!regulator-fixed can2-3v32Z2Z Tregulator@3!regulator-fixed vref-1v8w@w@ #address-cells#size-cellsmodelcompatiblegpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2i2c3mmc0mmc1mmc2serial0serial1serial2serial3serial4serial5serial6device_typeregoperating-pointsclock-latencyclocksclock-namesarm-supply#interrupt-cellsinterrupt-controllerlinux,phandle#clock-cellsclock-frequencyclock-output-namesinterrupt-parentrangesinterruptsgpio-controller#gpio-cellsstatuspinctrl-namespinctrl-0fsl,pinsregulator-nameregulator-min-microvoltregulator-max-microvoltanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-enable-bit#reset-cellsassigned-clocksassigned-clock-parentsregulator-boot-onregulator-always-onregulator-ramp-delaywlf,shared-lrclkbus-widthcd-gpioswp-gpiosenable-sdio-wakeupkeep-power-in-suspendgpioenable-active-high