Ð þí[×8U€(WUH%ad,plutuxad,tamontennvidia,tegra20&7Avionic Design Plutux boardchosenaliases=/i2c@7000d000/tps6586x@34B/rtc@7000e000G/serial@70006300memoryOmemory[ host1x@50000000!nvidia,tegra20-host1xsimple-bus[P@_ACjqxhost1x „TTmpe@54040000nvidia,tegra20-mpe[T _Dj<q<xmpevi@54080000nvidia,tegra20-vi[T _Ejdqxviepp@540c0000nvidia,tegra20-epp[T  _Fjqxeppisp@54100000nvidia,tegra20-isp[T _Gjqxispgr2d@54140000nvidia,tegra20-gr2d[T _Hjqx2dgr3d@54180000nvidia,tegra20-gr3d[Tjqx3ddc@54200000nvidia,tegra20-dc[T  _Ijy ‹dcparentqxdc—rgb £disableddc@54240000nvidia,tegra20-dc[T$ _Jjy ‹dcparentqxdc—rgb £disabledhdmi@54280000nvidia,tegra20-hdmi[T( _Kj3u ‹hdmiparentq3xhdmi£okayªµÀ Óotvo@542c0000nvidia,tegra20-tvo[T, _Ljf £disableddsi@54300000nvidia,tegra20-dsi[T0j0q0xdsi £disabledtimer@50040600arm,cortex-a9-twd-timer[P  _ j„interrupt-controller@50041000arm,cortex-a9-gic[PPãø cache-controller@50043000arm,pl310-cache[P0  (8Ftimer@60005000nvidia,tegra20-timer[`P`0_)*jclock@60006000nvidia,tegra20-car[``R_ flow-controller@60007000nvidia,tegra20-flowctrl[`pdma@6000a000nvidia,tegra20-apbdma[` À_hijklmnopqrstuvwj"q"xdmal ahb@6000c004nvidia,tegra20-ahb[`À gpio@6000d000nvidia,tegra20-gpio[`ÐT_ !"#7WYwƒøã apbmisc@70000800nvidia,tegra20-apbmisc[pdppinmux@70000014nvidia,tegra20-pinmux [pp€ p ph¨“default¡pinmux ata«ata·ideatb «atbgmagme·sdio4atc«atc·nandatd#«atdategmbgmdgpuspiaspibspic·gmicdev1«cdev1 ·plla_outcdev2«cdev2 ·pllp_out4crtp«crtp·crtcsus«csus·vi_sensor_clkdap1«dap1·dap1dap2«dap2·dap2dap3«dap3·dap3dap4«dap4·dap4dta«dtadtd·sdio2dtb «dtbdtcdte·rsvd1dtf«dtf·i2c3gmc«gmc·uartdgpu7«gpu7·rtckgpv«gpvslxaslxk·pciehdint«hdint·hdmii2cp«i2cp·i2cpirrx «irrxirtx·uartakbca«kbcakbcbkbcckbcdkbcekbcf·kbclcsn·«lcsnld0ld1ld2ld3ld4ld5ld6ld7ld8ld9ld10ld11ld12ld13ld14ld15ld16ld17ldcldilhp0lhp1lhp2lhslm0lm1lpplpw0lpw1lpw2lsc0lsc1lscklsdalsdilspilvp0lvp1lvs ·displayaowc«owcspdispdouac·rsvd2pmc«pmc·pwr_onrm«rm·i2c1sdb «sdbsdcsdd·pwmsdio1«sdio1·sdio1slxc «slxcslxd·spdifspid«spidspiespif·spi1spig «spigspih ·spi2_altuaa «uaauabuda·ulpiuad«uad·irdauca«ucaucb·uartcconf_ataj«ataatbatcatdatecdev1cdev2dap1dtbgmagmbgmcgmdgmegpu7gpvi2cpptarmslxaslxkspiaspibuacÇÓconf_ck32-«ck32ddrcpmcapmcbpmccpmcdpmcexm2cxm2dÇconf_csus«csusspidspifÇÓconf_crtpG«crtpdap2dap3dap4dtcdtedtfgpusdio1slxcslxdspdispdospigudaÇÓconf_ddc.«ddcdtadtdkbcakbcbkbcckbcdkbcekbcfsdcÇÓconf_hdint9«hdintlcsnldclm1lpw1lsc1lscklsdalsdilvp0owcsdbÓconf_irrx1«irrxirtxsddspicspiespihuaauabuaducaucbÇÓconf_lc«lclsÇconf_ld0«ld0ld1ld2ld3ld4ld5ld6ld7ld8ld9ld10ld11ld12ld13ld14ld15ld16ld17ldilhp0lhp1lhp2lhslm0lpplpw0lpw2lsc0lspilvp1lvspmcÓconf_ld17_0«ld17_0ld19_18ld21_20ld23_22Çpinmux_i2cmux_ddc ddc«ddc·i2c2pta«pta·rsvd4pinmux_i2cmux_pta ddc«ddc·rsvd4pta«pta·i2c2pinmux_i2cmux_idle ddc«ddc·rsvd4pta«pta·rsvd4das@70000c00nvidia,tegra20-das[p €ac97@70002000nvidia,tegra20-ac97[p  _Qjqxac97ã  èrxtx £disabledi2s@70002800nvidia,tegra20-i2s[p( _ j q xi2sãèrxtx£okay i2s@70002a00nvidia,tegra20-i2s[p* _jqxi2sãèrxtx £disabledserial@70006000nvidia,tegra20-uart[p`@ò _$jqxserialãèrxtx £disabledserial@70006040nvidia,tegra20-uart[p`@@ò _%j`qxserialã  èrxtx £disabledserial@70006200nvidia,tegra20-uart[pbò _.j7q7xserialã  èrxtx £disabledserial@70006300nvidia,tegra20-uart[pcò _ZjAqAxserialãèrxtx£okayserial@70006400nvidia,tegra20-uart[pdò _[jBqBxserialãèrxtx £disabledpwm@7000a000nvidia,tegra20-pwm[p üjqxpwm £disabledrtc@7000e000nvidia,tegra20-rtc[pà _ji2c@7000c000nvidia,tegra20-i2c[pÀ _&j |‹div-clkfast-clkq xi2cãèrxtx£okay€wm8903@1a wlf,wm8903[&_»ƒw"d/ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ spi@7000c380nvidia,tegra20-sflash[pÀ€ _'j+q+xspiã  èrxtx £disabledi2c@7000c400nvidia,tegra20-i2c[pÄ _Tj6|‹div-clkfast-clkq6xi2cãèrxtx£okay†  i2c@7000c500nvidia,tegra20-i2c[pÅ _\jC|‹div-clkfast-clkqCxi2cãèrxtx £disabledi2c@7000d000nvidia,tegra20-i2c-dvc[pÐ _5j/|‹div-clkfast-clkq/xi2cãèrxtx£okay€tps6586x@34 ti,tps6586x[4 _V8wƒS ^ m | ‹ › « º Ë  regulatorssysÚvdd_sysé  sm0Úvdd_sys_sm0,vdd_coreýO€O€ésm1Úvdd_sys_sm1,vdd_cpuýB@B@ésm2Úvdd_sys_sm2,vin_ldo*ý8u 8u é  ldo0Úvdd_ldo0,vddio_pex_clký2Z 2Z  ldo1Úvdd_ldo1,avdd_pll*ýÈàÈàéldo2Úvdd_ldo2,vdd_rtcýO€O€ldo3Úvdd_ldo3,avdd_usb*ý2Z 2Z éldo4Úvdd_ldo4,avdd_osc,vddio_sysýw@w@éldo5Úvdd_ldo5,vcore_mmcý+|Ð+|Ðldo6Úvdd_ldo6,avdd_vdacý+|Ð+|Ðldo7Úvdd_ldo7,avdd_hdmiý2Z 2Z  ldo8Úvdd_ldo8,avdd_hdmi_pllýw@w@ ldo9Úvdd_ldo9,vdd_ddr_rx,avdd_camý+|Ð+|Ðéldo_rtc Úvdd_rtc_outý2Z 2Z étemperature-sensor@4c onnn,nct1008[Lspi@7000d400nvidia,tegra20-slink[pÔ _;j)q)xspiãèrxtx £disabledspi@7000d600nvidia,tegra20-slink[pÖ _Rj,q,xspiãèrxtx £disabledspi@7000d800nvidia,tegra20-slink[pØ _Sj.q.xspiãèrxtx £disabledspi@7000da00nvidia,tegra20-slink[pÚ _]jDqDxspiãèrxtx £disabledkbc@7000e200nvidia,tegra20-kbc[pâ _Uj$q$xkbc £disabledpmc@7000e400nvidia,tegra20-pmc[pä jn ‹pclkclk32k_in-EYˆrˆŠ¤#½memory-controller@7000f000nvidia,tegra20-mc[pð$pð<Ä _Miommu@7000f024nvidia,tegra20-gart[pð$Xmemory-controller@7000f400nvidia,tegra20-emc[pôfuse@7000f800nvidia,tegra20-efuse[pøj'‹fuseq'xfusepcie-controller@80003000nvidia,tegra20-pcieOpci[€0€8 Þpadsafics_bc èintrmsiøø  bÿx„‚€€‚€€‚‚  ¨¨jFHv‹pexafipll_eqFHJxpexafipcie_x £disabled# $ 3 G Xpci@1,0Opcim‚€[ £disabled„€pci@2,0Opcim‚€[ £disabled„€usb@c5000000nvidia,tegra20-ehciusb-ehci[Å@ _‘utmišjqxusb±Ë £disabledusb-phy@c5000000nvidia,tegra20-usb-phy[Å@Å@‘utmi jj‹regpll_utimerutmi-padsqxusbutmi-padsšÖ ð2 DXl £disabled usb@c5004000nvidia,tegra20-ehciusb-ehci[Å@@ _‘ulpij:q:xusbË £disabledusb-phy@c5004000nvidia,tegra20-usb-phy[Å@@‘ulpij:]‹regpll_uulpi-linkq:xusbutmi-pads £disabled usb@c5008000nvidia,tegra20-ehciusb-ehci[Å€@ _a‘utmij;q;xusbË£okayusb-phy@c5008000nvidia,tegra20-usb-phy[Å€@Å@‘utmi j;j‹regpll_utimerutmi-padsq;xusbutmi-padsÖ ð2 DX£okay sdhci@c8000000nvidia,tegra20-sdhci[È _jqxsdhci £disabledsdhci@c8000200nvidia,tegra20-sdhci[È _j q xsdhci £disabledsdhci@c8000400nvidia,tegra20-sdhci[È _jEqExsdhci £disabledsdhci@c8000600nvidia,tegra20-sdhci[È _jqxsdhci£okay Š: “;œcpuscpu@0Ocpuarm,cortex-a9[cpu@1Ocpuarm,cortex-a9[pmuarm,cortex-a9-pmu_89i2cmuxi2c-mux-pinctrl¦ “ddcptaidle¡±»i2c@0[ i2c@1[clocks simple-busclock@0 fixed-clock[R€  regulators simple-busregulator@1regulator-fixed[ Úvdd_1v05ý ÞÅ  regulator@100regulator-fixed[dÚvcc_24výn6n6é regulator@101regulator-fixed[eÚvdd_5v0ØýLK@LK@é  regulator@102regulator-fixed[fÚvdd_3v3Øý2Z 2Z é regulator@103regulator-fixed[gÚvdd_1v8Øýw@w@ésound0ad,tegra-audio-plutuxnvidia,tegra-audio-wm8903ãAvionic Design Plutux{ðHeadphone JackHPOUTRHeadphone JackHPOUTLInt SpkROPInt SpkRONInt SpkLOPInt SpkLONMic JackMICBIASIN1LMic Jack . C²jpq^‹pll_apll_a_out0mclk #address-cells#size-cellscompatibleinterrupt-parentmodelrtc0rtc1serial0device_typereginterruptsclocksresetsreset-namesrangesclock-namesnvidia,headstatusvdd-supplypll-supplynvidia,ddc-i2c-busnvidia,hpd-gpiointerrupt-controller#interrupt-cellslinux,phandlearm,data-latencyarm,tag-latencycache-unifiedcache-level#clock-cells#reset-cells#dma-cells#gpio-cellsgpio-controllerpinctrl-namespinctrl-0nvidia,pinsnvidia,functionnvidia,pullnvidia,tristatedmasdma-namesreg-shift#pwm-cellsclock-frequencymicdet-cfgmicdet-delaygpio-cfgti,system-power-controllersys-supplyvin-sm0-supplyvin-sm1-supplyvin-sm2-supplyvinldo01-supplyvinldo23-supplyvinldo4-supplyvinldo678-supplyvinldo9-supplyregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltnvidia,invert-interruptnvidia,suspend-modenvidia,cpu-pwr-good-timenvidia,cpu-pwr-off-timenvidia,core-pwr-good-timenvidia,core-pwr-off-timenvidia,sys-clock-req-active-highreg-namesinterrupt-namesinterrupt-map-maskinterrupt-mapbus-rangeavdd-pex-supplyavdd-pex-pll-supplyavdd-plle-supplyvddio-pex-clk-supplyassigned-addressesnvidia,num-lanesphy_typenvidia,has-legacy-modenvidia,needs-double-resetnvidia,phynvidia,hssync-start-delaynvidia,idle-wait-delaynvidia,elastic-limitnvidia,term-range-adjnvidia,xcvr-setupnvidia,xcvr-lsfslewnvidia,xcvr-lsrslewnvidia,has-utmi-pad-registerscd-gpioswp-gpiosbus-widthi2c-parentpinctrl-1pinctrl-2enable-active-highvin-supplynvidia,modelnvidia,audio-routingnvidia,i2s-controllernvidia,audio-codecnvidia,spkr-en-gpiosnvidia,hp-det-gpios