Ð þí]à8W((¸Vð*ad,medcom-widead,tamontennvidia,tegra20&!7Avionic Design Medcom-Wide boardchosenaliases=/i2c@7000d000/tps6586x@34B/rtc@7000e000G/serial@70006300memoryOmemory[ host1x@50000000!nvidia,tegra20-host1xsimple-bus[P@_ACjqxhost1x „TTmpe@54040000nvidia,tegra20-mpe[T _Dj<q<xmpevi@54080000nvidia,tegra20-vi[T _Ejdqxviepp@540c0000nvidia,tegra20-epp[T  _Fjqxeppisp@54100000nvidia,tegra20-isp[T _Gjqxispgr2d@54140000nvidia,tegra20-gr2d[T _Hjqx2dgr3d@54180000nvidia,tegra20-gr3d[Tjqx3ddc@54200000nvidia,tegra20-dc[T  _Ijy ‹dcparentqxdc—rgb£okayªdc@54240000nvidia,tegra20-dc[T$ _Jjy ‹dcparentqxdc—rgb £disabledhdmi@54280000nvidia,tegra20-hdmi[T( _Kj3u ‹hdmiparentq3xhdmi £disabled·ÂÍ àotvo@542c0000nvidia,tegra20-tvo[T, _Ljf £disableddsi@54300000nvidia,tegra20-dsi[T0j0q0xdsi £disabledtimer@50040600arm,cortex-a9-twd-timer[P  _ j„interrupt-controller@50041000arm,cortex-a9-gic[PPðcache-controller@50043000arm,pl310-cache[P0 $ 5EStimer@60005000nvidia,tegra20-timer[`P`0_)*jclock@60006000nvidia,tegra20-car[``_lflow-controller@60007000nvidia,tegra20-flowctrl[`pdma@6000a000nvidia,tegra20-apbdma[` À_hijklmnopqrstuvwj"q"xdmay  ahb@6000c004nvidia,tegra20-ahb[`À gpio@6000d000nvidia,tegra20-gpio[`ÐT_ !"#7WY„ðapbmisc@70000800nvidia,tegra20-apbmisc[pdppinmux@70000014nvidia,tegra20-pinmux [pp€ p ph¨ default®pinmuxata¸ataÄideatb ¸atbgmagmeÄsdio4atc¸atcÄnandatd#¸atdategmbgmdgpuspiaspibspicÄgmicdev1¸cdev1 Äplla_outcdev2¸cdev2 Äpllp_out4crtp¸crtpÄcrtcsus¸csusÄvi_sensor_clkdap1¸dap1Ädap1dap2¸dap2Ädap2dap3¸dap3Ädap3dap4¸dap4Ädap4dta¸dtadtdÄsdio2dtb ¸dtbdtcdteÄrsvd1dtf¸dtfÄi2c3gmc¸gmcÄuartdgpu7¸gpu7Ärtckgpv¸gpvslxaslxkÄpciehdint¸hdintÄhdmii2cp¸i2cpÄi2cpirrx ¸irrxirtxÄuartakbca¸kbcakbcbkbcckbcdkbcekbcfÄkbclcsn·¸lcsnld0ld1ld2ld3ld4ld5ld6ld7ld8ld9ld10ld11ld12ld13ld14ld15ld16ld17ldcldilhp0lhp1lhp2lhslm0lm1lpplpw0lpw1lpw2lsc0lsc1lscklsdalsdilspilvp0lvp1lvs Ädisplayaowc¸owcspdispdouacÄrsvd2pmc¸pmcÄpwr_onrm¸rmÄi2c1sdb ¸sdbsdcsddÄpwmsdio1¸sdio1Äsdio1slxc ¸slxcslxdÄspdifspid¸spidspiespifÄspi1spig ¸spigspih Äspi2_altuaa ¸uaauabudaÄulpiuad¸uadÄirdauca¸ucaucbÄuartcconf_ataj¸ataatbatcatdatecdev1cdev2dap1dtbgmagmbgmcgmdgmegpu7gpvi2cpptarmslxaslxkspiaspibuacÔàconf_ck32-¸ck32ddrcpmcapmcbpmccpmcdpmcexm2cxm2dÔconf_csus¸csusspidspifÔàconf_crtpG¸crtpdap2dap3dap4dtcdtedtfgpusdio1slxcslxdspdispdospigudaÔàconf_ddc.¸ddcdtadtdkbcakbcbkbcckbcdkbcekbcfsdcÔàconf_hdint9¸hdintlcsnldclm1lpw1lsc1lscklsdalsdilvp0owcsdbàconf_irrx1¸irrxirtxsddspicspiespihuaauabuaducaucbÔàconf_lc¸lclsÔconf_ld0¸ld0ld1ld2ld3ld4ld5ld6ld7ld8ld9ld10ld11ld12ld13ld14ld15ld16ld17ldilhp0lhp1lhp2lhslm0lpplpw0lpw2lsc0lspilvp1lvspmcàconf_ld17_0¸ld17_0ld19_18ld21_20ld23_22Ôpinmux_i2cmux_ddcddc¸ddcÄi2c2pta¸ptaÄrsvd4pinmux_i2cmux_ptaddc¸ddcÄrsvd4pta¸ptaÄi2c2pinmux_i2cmux_idleddc¸ddcÄrsvd4pta¸ptaÄrsvd4das@70000c00nvidia,tegra20-das[p €ac97@70002000nvidia,tegra20-ac97[p  _Qjqxac97ð õrxtx £disabledi2s@70002800nvidia,tegra20-i2s[p( _ j q xi2sð  õrxtx£okayi2s@70002a00nvidia,tegra20-i2s[p* _jqxi2sð  õrxtx £disabledserial@70006000nvidia,tegra20-uart[p`@ÿ _$jqxserialð  õrxtx £disabledserial@70006040nvidia,tegra20-uart[p`@@ÿ _%j`qxserialð õrxtx £disabledserial@70006200nvidia,tegra20-uart[pbÿ _.j7q7xserialð õrxtx £disabledserial@70006300nvidia,tegra20-uart[pcÿ _ZjAqAxserialð  õrxtx£okayserial@70006400nvidia,tegra20-uart[pdÿ _[jBqBxserialð  õrxtx £disabledpwm@7000a000nvidia,tegra20-pwm[p  jqxpwm£okayrtc@7000e000nvidia,tegra20-rtc[pà _ji2c@7000c000nvidia,tegra20-i2c[pÀ _&j |‹div-clkfast-clkq xi2cð  õrxtx£okay€wm8903@1a wlf,wm8903[&_»„$/d<ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿspi@7000c380nvidia,tegra20-sflash[pÀ€ _'j+q+xspið õrxtx £disabledi2c@7000c400nvidia,tegra20-i2c[pÄ _Tj6|‹div-clkfast-clkq6xi2cð  õrxtx£okay† i2c@7000c500nvidia,tegra20-i2c[pÅ _\jC|‹div-clkfast-clkqCxi2cð  õrxtx £disabledi2c@7000d000nvidia,tegra20-i2c-dvc[pÐ _5j/|‹div-clkfast-clkq/xi2cð  õrxtx£okay€tps6586x@34 ti,tps6586x[4 _VE„` k z ‰ ˜ ¨ ¸ Ç Ø regulatorssysçvdd_sysö  sm0çvdd_sys_sm0,vdd_core O€"O€ösm1çvdd_sys_sm1,vdd_cpu B@"B@ösm2çvdd_sys_sm2,vin_ldo* 8u "8u ö  ldo0çvdd_ldo0,vddio_pex_clk 2Z "2Z ldo1çvdd_ldo1,avdd_pll* Èà"Èàöldo2çvdd_ldo2,vdd_rtc O€"O€ldo3çvdd_ldo3,avdd_usb* 2Z "2Z öldo4çvdd_ldo4,avdd_osc,vddio_sys w@"w@öldo5çvdd_ldo5,vcore_mmc +|Ð"+|Ðldo6çvdd_ldo6,avdd_vdac +|Ð"+|Ðldo7çvdd_ldo7,avdd_hdmi 2Z "2Z ldo8çvdd_ldo8,avdd_hdmi_pll w@"w@ldo9çvdd_ldo9,vdd_ddr_rx,avdd_cam +|Ð"+|Ðöldo_rtc çvdd_rtc_out 2Z "2Z ötemperature-sensor@4c onnn,nct1008[Lspi@7000d400nvidia,tegra20-slink[pÔ _;j)q)xspið  õrxtx £disabledspi@7000d600nvidia,tegra20-slink[pÖ _Rj,q,xspið  õrxtx £disabledspi@7000d800nvidia,tegra20-slink[pØ _Sj.q.xspið  õrxtx £disabledspi@7000da00nvidia,tegra20-slink[pÚ _]jDqDxspið  õrxtx £disabledkbc@7000e200nvidia,tegra20-kbc[pâ _Uj$q$xkbc £disabledpmc@7000e400nvidia,tegra20-pmc[pä jn ‹pclkclk32k_in:Rfˆˆ—±#Êmemory-controller@7000f000nvidia,tegra20-mc[pð$pð<Ä _Miommu@7000f024nvidia,tegra20-gart[pð$Xmemory-controller@7000f400nvidia,tegra20-emc[pôfuse@7000f800nvidia,tegra20-efuse[pøj'‹fuseq'xfusepcie-controller@80003000nvidia,tegra20-pcieOpci[€0€8 ëpadsafics_bc õintrmsi b&ÿx„‚€€‚€€‚‚  ¨¨jFHv‹pexafipll_eqFHJxpexafipcie_x £disabled01@Tepci@1,0Opciz‚€[ £disabled„pci@2,0Opciz‚€[ £disabled„usb@c5000000nvidia,tegra20-ehciusb-ehci[Å@ _žutmi§jqxusb¾Ø £disabledusb-phy@c5000000nvidia,tegra20-usb-phy[Å@Å@žutmi jj‹regpll_utimerutmi-padsqxusbutmi-pads§ã ý)? Qey £disabledusb@c5004000nvidia,tegra20-ehciusb-ehci[Å@@ _žulpij:q:xusbØ £disabledusb-phy@c5004000nvidia,tegra20-usb-phy[Å@@žulpij:]‹regpll_uulpi-linkq:xusbutmi-pads £disabledusb@c5008000nvidia,tegra20-ehciusb-ehci[Å€@ _ažutmij;q;xusbØ£okayusb-phy@c5008000nvidia,tegra20-usb-phy[Å€@Å@žutmi j;j‹regpll_utimerutmi-padsq;xusbutmi-padsã ý)? Qe£okaysdhci@c8000000nvidia,tegra20-sdhci[È _jqxsdhci £disabledsdhci@c8000200nvidia,tegra20-sdhci[È _j q xsdhci £disabledsdhci@c8000400nvidia,tegra20-sdhci[È _jEqExsdhci £disabledsdhci@c8000600nvidia,tegra20-sdhci[È _jqxsdhci£okay —:  ;©cpuscpu@0Ocpuarm,cortex-a9[cpu@1Ocpuarm,cortex-a9[pmuarm,cortex-a9-pmu_89i2cmuxi2c-mux-pinctrl³  ddcptaidle®¾Èi2c@0[i2c@1[clocks simple-busclock@0 fixed-clock[_€  regulators simple-busregulator@1regulator-fixed[ çvdd_1v05 " ëÒregulator@100regulator-fixed[dçvcc_24v n6"n6öregulator@101regulator-fixed[eçvdd_5v0å LK@"LK@ö  regulator@102regulator-fixed[fçvdd_3v3å 2Z "2Z öregulator@103regulator-fixed[gçvdd_1v8å w@"w@öbacklightpwm-backlight ðLK@ õ @€ÿpanel!innolux,n156bge-l21simple-panel  - :sound<ad,tegra-audio-wm8903-medcom-widenvidia,tegra-audio-wm8903DAvionic Design Medcom-Wide{QHeadphone JackHPOUTRHeadphone JackHPOUTLInt SpkROPInt SpkRONInt SpkLOPInt SpkLONMic JackMICBIASIN1LMic Jackf|  ¤²jpq^‹pll_apll_a_out0mclk #address-cells#size-cellscompatibleinterrupt-parentmodelrtc0rtc1serial0device_typereginterruptsclocksresetsreset-namesrangesclock-namesnvidia,headstatusnvidia,panelvdd-supplypll-supplynvidia,ddc-i2c-busnvidia,hpd-gpiointerrupt-controller#interrupt-cellslinux,phandlearm,data-latencyarm,tag-latencycache-unifiedcache-level#clock-cells#reset-cells#dma-cells#gpio-cellsgpio-controllerpinctrl-namespinctrl-0nvidia,pinsnvidia,functionnvidia,pullnvidia,tristatedmasdma-namesreg-shift#pwm-cellsclock-frequencymicdet-cfgmicdet-delaygpio-cfgti,system-power-controllersys-supplyvin-sm0-supplyvin-sm1-supplyvin-sm2-supplyvinldo01-supplyvinldo23-supplyvinldo4-supplyvinldo678-supplyvinldo9-supplyregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltnvidia,invert-interruptnvidia,suspend-modenvidia,cpu-pwr-good-timenvidia,cpu-pwr-off-timenvidia,core-pwr-good-timenvidia,core-pwr-off-timenvidia,sys-clock-req-active-highreg-namesinterrupt-namesinterrupt-map-maskinterrupt-mapbus-rangeavdd-pex-supplyavdd-pex-pll-supplyavdd-plle-supplyvddio-pex-clk-supplyassigned-addressesnvidia,num-lanesphy_typenvidia,has-legacy-modenvidia,needs-double-resetnvidia,phynvidia,hssync-start-delaynvidia,idle-wait-delaynvidia,elastic-limitnvidia,term-range-adjnvidia,xcvr-setupnvidia,xcvr-lsfslewnvidia,xcvr-lsrslewnvidia,has-utmi-pad-registerscd-gpioswp-gpiosbus-widthi2c-parentpinctrl-1pinctrl-2enable-active-highvin-supplypwmsbrightness-levelsdefault-brightness-levelpower-supplyenable-gpiosbacklightnvidia,modelnvidia,audio-routingnvidia,i2s-controllernvidia,audio-codecnvidia,spkr-en-gpiosnvidia,hp-det-gpios