381@(1,Ippo Q8H Dual Core Tablet (v5) 2ippo,q8h-v5allwinner,sun8i-a23chosen=!Dearlyprintk console=ttyS0,115200framebuffer@002allwinner,simple-framebuffersimple-framebuffer Mde_be0-lcd0` gdisabledaliasesn/soc@01c00000/serial@01f02800memoryvmemory@@cpuscpu@02arm,cortex-a7vcpucpu@12arm,cortex-a7vcpuclocks=osc24M_clk 2fixed-clockn6osc24Mosc32k_clk 2fixed-clockosc32kclk@01c200002allwinner,sun8i-a23-pll1-clk`pll1pll5_clk 2fixed-clockpll5  clk@01c200282allwinner,sun6i-a31-pll6-clk(` pll6pll6x2cpu_clk@01c200502allwinner,sun4i-a10-cpu-clkP`cpuaxi_clk@01c200502allwinner,sun8i-a23-axi-clkP`axiahb1_clk@01c200542allwinner,sun6i-a31-ahb1-clkT`ahb1apb1_clk@01c200542allwinner,sun4i-a10-apb0-clkT`apb1  clk@01c20060#2allwinner,sun8i-a23-ahb1-gates-clk``ahb1_mipidsiahb1_dmaahb1_mmc0ahb1_mmc1ahb1_mmc2ahb1_nandahb1_sdramahb1_hstimerahb1_spi0ahb1_spi1ahb1_otgahb1_ehciahb1_ohciahb1_veahb1_lcdahb1_csiahb1_beahb1_feahb1_gpuahb1_spinlockahb1_drc  clk@01c20068#2allwinner,sun8i-a23-apb1-gates-clkh` .apb1_codecapb1_pioapb1_daudio0apb1_daudio1clk@01c200582allwinner,sun4i-a10-apb1-clkX`apb2  clk@01c2006c#2allwinner,sun8i-a23-apb2-gates-clkl` Uapb2_i2c0apb2_i2c1apb2_i2c2apb2_uart0apb2_uart1apb2_uart2apb2_uart3apb2_uart4clk@01c200882allwinner,sun4i-a10-mmc-clk `mmc0mmc0_outputmmc0_sampleclk@01c2008c2allwinner,sun4i-a10-mmc-clk `mmc1mmc1_outputmmc1_sampleclk@01c200902allwinner,sun4i-a10-mmc-clk `mmc2mmc2_outputmmc2_sampleclk@01c2015c2allwinner,sun8i-a23-mbus-clk\` mbussoc@01c00000 2simple-bus=dma-controller@01c020002allwinner,sun8i-a23-dma  2`  mmc@01c0f0002allwinner,sun5i-a13-mmc ` ahbmmcoutputsample ahb <gokaydefault'0mmc@01c100002allwinner,sun5i-a13-mmc ` ahbmmcoutputsample ahb = gdisabledmmc@01c110002allwinner,sun5i-a13-mmc ` ahbmmcoutputsample ahb > gdisabledpinctrl@01c208002allwinner,sun8i-a23-pinctrl$ `<Lauart0@0mPF2PF4|uart0mmc0@0mPF0PF1PF2PF3PF4PF5|mmc0mmc1@0mPG0PG1PG2PG3PG4PG5|mmc1i2c0@0mPH2PH3|i2c0i2c1@0mPH4PH5|i2c1i2c2@0 mPE12PE13|i2c2ahci_pwr_pin@0mPB8 |gpio_out""usb0_vbus_pin@0mPB9 |gpio_out##usb1_vbus_pin@0mPH6 |gpio_out$$usb2_vbus_pin@0mPH3 |gpio_out%%mmc0_cd_pin@0mPB4|gpio_inreset@01c202c0 2allwinner,sun6i-a31-clock-reset   reset@01c202d0 2allwinner,sun6i-a31-clock-resetreset@01c202d8 2allwinner,sun6i-a31-clock-resettimer@01c20c002allwinner,sun4i-a10-timer `watchdog@01c20ca02allwinner,sun6i-a31-wdt  lradc@01c228002allwinner,sun4i-a10-lradc-keys( gokaybutton@200 Volume Ups @button@400 Volume Downrserial@01c280002snps,dw-apb-uart€ `rxtx gdisabledserial@01c284002snps,dw-apb-uart„ `rxtx gdisabledserial@01c288002snps,dw-apb-uartˆ `rxtx gdisabledserial@01c28c002snps,dw-apb-uartŒ `  rxtx gdisabledserial@01c290002snps,dw-apb-uart `  rxtx gdisabledi2c@01c2ac002allwinner,sun6i-a31-i2c¬ `gokaydefaulti2c@01c2b0002allwinner,sun6i-a31-i2c° `gokaydefaulti2c@01c2b4002allwinner,sun6i-a31-i2c´ `gfaileddefaultinterrupt-controller@01c81000%2arm,cortex-a7-gicarm,cortex-a15-gic  @ ` L  rtc@01f000002allwinner,sun6i-a31-rtcT()prcm@01f014002allwinner,sun8i-a23-prcmar100_clk2fixed-factor-clock)`ar100ahb0_clk2fixed-factor-clock)`ahb0apb0_clk2allwinner,sun8i-a23-apb0-clk`apb0apb0_gates_clk#2allwinner,sun8i-a23-apb0-gates-clk`0apb0_pioapb0_timerapb0_rsbapb0_uartapb0_i2capb0_rst 2allwinner,sun6i-a31-clock-reset  serial@01f028002snps,dw-apb-uart( &` gokaydefault!pinctrl@01f02c002allwinner,sun8i-a23-r-pinctrl, -` <Lar_uart@0mPL2PL3|s_uart!!ahci-5v2regulator-fixeddefault"4ahci-5vCLK@[LK@s gdisabledusb0-vbus2regulator-fixeddefault# 4usb0-vbusCLK@[LK@  gdisabledusb1-vbus2regulator-fixeddefault$ 4usb1-vbusCLK@[LK@ gdisabledusb2-vbus2regulator-fixeddefault% 4usb2-vbusCLK@[LK@ gdisabledvcc3v02regulator-fixed4vcc3v0C-[-vcc3v32regulator-fixed4vcc3v3C2Z[2Zvcc5v02regulator-fixed4vcc5v0CLK@[LK@ #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesbootargsallwinner,pipelineclocksstatusserial0device_typereg#clock-cellsclock-frequencyclock-output-nameslinux,phandleinterruptsresets#dma-cellsclock-namesreset-namespinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpioscd-invertedgpio-controllerinterrupt-controller#gpio-cellsallwinner,pinsallwinner,functionallwinner,driveallwinner,pull#reset-cellsvref-supplylabellinux,codechannelvoltagereg-shiftreg-io-widthdmasdma-names#interrupt-cellsclock-divclock-multregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpio