S8O(O,Cubietech Cubieboard-2cubietech,a10-cubieboardallwinner,sun4i-a10chosen=framebuffer@002allwinner,simple-framebuffersimple-framebufferDde_be0-lcd0-hdmi W$+, ^disabledframebuffer@102allwinner,simple-framebuffersimple-framebufferDde_fe0-de_be0-lcd0-hdmi(W$+,. ^disabledframebuffer@202allwinner,simple-framebuffersimple-framebufferDde_fe0-de_be0-lcd0 W$,. ^disabledframebuffer@302allwinner,simple-framebuffersimple-framebufferDde_fe0-de_be0-lcd0-tve0(W"$,. ^disabledaliases e/soc@01c00000/ethernet@01c0b000memoryomemory{@cpuscpu@0ocpu2arm,cortex-a8{W a\ p / thermal-zonescpu_thermalcooling-mapsmap0 #tripscpu_alert02 P>vpassivecpu_crit2> vcriticalclocks=dummyI 2fixed-clockV  clk@01c20050I2allwinner,sun4i-a10-osc-clk{PVn6fosc24M  clk@0I 2fixed-clockVfosc32k  clk@01c20000I2allwinner,sun4i-a10-pll1-clk{W fpll1  clk@01c20018I2allwinner,sun4i-a10-pll1-clk{W fpll4clk@01c20020I2allwinner,sun4i-a10-pll5-clk{ W fpll5_ddrpll5_otherclk@01c20028I2allwinner,sun4i-a10-pll6-clk{(W fpll6_satapll6_otherpll6cpu@01c20054I2allwinner,sun4i-a10-cpu-clk{TW fcpuaxi@01c20054I2allwinner,sun4i-a10-axi-clk{TWfaxi  clk@01c2005cI"2allwinner,sun4i-a10-axi-gates-clk{\W  faxi_dramahb@01c20054I2allwinner,sun4i-a10-ahb-clk{TW fahbclk@01c20060I"2allwinner,sun4i-a10-ahb-gates-clk{`Wjfahb_usb0ahb_ehci0ahb_ohci0ahb_ehci1ahb_ohci1ahb_ssahb_dmaahb_bistahb_mmc0ahb_mmc1ahb_mmc2ahb_mmc3ahb_msahb_nandahb_sdramahb_aceahb_emacahb_tsahb_spi0ahb_spi1ahb_spi2ahb_spi3ahb_pataahb_sataahb_gpsahb_veahb_tvdahb_tve0ahb_tve1ahb_lcd0ahb_lcd1ahb_csi0ahb_csi1ahb_hdmiahb_de_be0ahb_de_be1ahb_de_fe0ahb_de_fe1ahb_mpahb_mali400apb0@01c20054I2allwinner,sun4i-a10-apb0-clk{TWfapb0clk@01c20068I#2allwinner,sun4i-a10-apb0-gates-clk{hWPfapb0_codecapb0_spdifapb0_ac97apb0_iisapb0_pioapb0_ir0apb0_ir1apb0_keypad''clk@01c20058I2allwinner,sun4i-a10-apb1-clk{XW  fapb1clk@01c2006cI#2allwinner,sun4i-a10-apb1-gates-clk{lWfapb1_i2c0apb1_i2c1apb1_i2c2apb1_canapb1_scrapb1_ps20apb1_ps21apb1_uart0apb1_uart1apb1_uart2apb1_uart3apb1_uart4apb1_uart5apb1_uart6apb1_uart7++clk@01c20080I2allwinner,sun4i-a10-mod0-clk{W fnandclk@01c20084I2allwinner,sun4i-a10-mod0-clk{W fmsclk@01c20088I2allwinner,sun4i-a10-mmc-clk{W fmmc0mmc0_outputmmc0_sampleclk@01c2008cI2allwinner,sun4i-a10-mmc-clk{W fmmc1mmc1_outputmmc1_sampleclk@01c20090I2allwinner,sun4i-a10-mmc-clk{W fmmc2mmc2_outputmmc2_sampleclk@01c20094I2allwinner,sun4i-a10-mmc-clk{W fmmc3mmc3_outputmmc3_sampleclk@01c20098I2allwinner,sun4i-a10-mod0-clk{W ftsclk@01c2009cI2allwinner,sun4i-a10-mod0-clk{W fssclk@01c200a0I2allwinner,sun4i-a10-mod0-clk{W fspi0clk@01c200a4I2allwinner,sun4i-a10-mod0-clk{W fspi1clk@01c200a8I2allwinner,sun4i-a10-mod0-clk{W fspi2$$clk@01c200acI2allwinner,sun4i-a10-mod0-clk{W fpataclk@01c200b0I2allwinner,sun4i-a10-mod0-clk{W fir0((clk@01c200b4I2allwinner,sun4i-a10-mod0-clk{W fir1**clk@01c200ccIy2allwinner,sun4i-a10-usb-clk{Wfusb_ohci0usb_ohci1usb_phy  clk@01c200d4I2allwinner,sun4i-a10-mod0-clk{W fspi3&&soc@01c00000 2simple-bus=dma-controller@01c020002allwinner,sun4i-a10-dma{ Wspi@01c050002allwinner,sun4i-a10-spi{P  Wahbmodrxtx^okaydefaultspi@01c060002allwinner,sun4i-a10-spi{`  Wahbmod rxtx ^disabledethernet@01c0b0002allwinner,sun4i-a10-emac{7W^okaydefaultmdio@01c0b0802allwinner,sun4i-a10-mdio{^okayethernet-phy@1{mmc@01c0f0002allwinner,sun4i-a10-mmc{ Wahbmmcoutputsample ^okaydefaultmmc@01c100002allwinner,sun4i-a10-mmc{ W ahbmmcoutputsample! ^disabledmmc@01c110002allwinner,sun4i-a10-mmc{ W ahbmmcoutputsample" ^disabledmmc@01c120002allwinner,sun4i-a10-mmc{  W ahbmmcoutputsample# ^disabledphy@01c134002allwinner,sun4i-a10-usb-phy{4H phy_ctrlpmu1pmu2W usb_phy  !usb0_resetusb1_resetusb2_reset^okay&!7"##usb@01c14000&2allwinner,sun4i-a10-ehcigeneric-ehci{@'WH#Musb^okayusb@01c14400&2allwinner,sun4i-a10-ohcigeneric-ohci{D@W H#Musb^okayspi@01c170002allwinner,sun4i-a10-spi{p  W$ahbmodrxtx ^disabledsata@01c180002allwinner,sun4i-a10-ahci{8W^okayW%usb@01c1c000&2allwinner,sun4i-a10-ehcigeneric-ehci{(WH#Musb^okayusb@01c1c400&2allwinner,sun4i-a10-ohcigeneric-ohci{AW H#Musb^okayspi@01c1f0002allwinner,sun4i-a10-spi{2 W&ahbmodrxtx ^disabledinterrupt-controller@01c204002allwinner,sun4i-a10-ic{ezpinctrl@01c208002allwinner,sun4i-a10-pinctrl{W'ezpwm0@0PB2pwmpwm1@0PI3pwmuart0@0 PB22PB23uart0,,uart0@1PF2PF4uart0uart1@0 PA10PA11uart1i2c0@0PB0PB1i2c0--i2c1@0 PB18PB19i2c1..i2c2@0 PB20PB21i2c2emac0@0KPA0PA1PA2PA3PA4PA5PA6PA7PA8PA9PA10PA11PA12PA13PA14PA15PA16emacmmc0@0PF0PF1PF2PF3PF4PF5mmc0mmc0_cd_pin@0PH1gpio_inir0@0PB3PB4ir0))ir1@0 PB22PB23ir1spi0@0PI10PI11PI12PI13spi0spi1@0PI16PI17PI18PI19spi1spi2@0PB14PB15PB16PB17spi2spi2@1PC19PC20PC21PC22spi2ps20@0 PI20PI21ps2ps21@0 PH12PH13ps2ahci_pwr_pin@0PB8 gpio_out//usb0_vbus_pin@0PB9 gpio_out00usb1_vbus_pin@0PH6 gpio_out11usb2_vbus_pin@0PH3 gpio_out22led_pins@0 PH20PH21 gpio_out33timer@01c20c002allwinner,sun4i-a10-timer{ W watchdog@01c20c902allwinner,sun4i-a10-wdt{ rtc@01c20d002allwinner,sun4i-a10-rtc{ pwm@01c20e002allwinner,sun4i-a10-pwm{ W  ^disabledir@01c218002allwinner,sun4i-a10-ir W'(apbir{@^okaydefault)ir@01c21c002allwinner,sun4i-a10-ir W'*apbir{@ ^disabledlradc@01c228002allwinner,sun4i-a10-lradc-keys{( ^disabledeeprom@01c238002allwinner,sun4i-a10-sid{8rtp@01c250002allwinner,sun4i-a10-ts{Pserial@01c280002snps,dw-apb-uart{€ W+^okaydefault,serial@01c284002snps,dw-apb-uart{„ W+ ^disabledserial@01c288002snps,dw-apb-uart{ˆ W+ ^disabledserial@01c28c002snps,dw-apb-uart{Œ W+ ^disabledserial@01c290002snps,dw-apb-uart{ W+ ^disabledserial@01c294002snps,dw-apb-uart{” W+ ^disabledserial@01c298002snps,dw-apb-uart{˜ W+ ^disabledserial@01c29c002snps,dw-apb-uart{œ W+ ^disabledi2c@01c2ac002allwinner,sun4i-a10-i2c{¬W+^okaydefault-pmic@34{42x-powers,axp209ezregulators dcdc23vdd-cpuBVB@n dcdc3 3vdd-int-dllBVB@n\ldo1BV n 3vdd-rtcldo23avccBV-n-ldo33ldo3ldo43ldo4ldo53ldo5i2c@01c2b0002allwinner,sun4i-a10-i2c{°W+^okaydefault.i2c@01c2b4002allwinner,sun4i-a10-i2c{´ W+ ^disabledps2@01c2a0002allwinner,sun4i-a10-ps2{ >W+ ^disabledps2@01c2a4002allwinner,sun4i-a10-ps2{¤?W+ ^disabledahci-5v2regulator-fixeddefault/3ahci-5vVLK@nLK@^okay%%usb0-vbus2regulator-fixeddefault0 3usb0-vbusVLK@nLK@  ^disabledusb1-vbus2regulator-fixeddefault1 3usb1-vbusVLK@nLK@^okay!!usb2-vbus2regulator-fixeddefault2 3usb2-vbusVLK@nLK@^okay""vcc3v02regulator-fixed3vcc3v0V-n-vcc3v32regulator-fixed3vcc3v3V2Zn2Zvcc5v02regulator-fixed3vcc5v0VLK@nLK@leds 2gpio-ledsdefault3bluecubieboard:blue:usrgreencubieboard:green:usr heartbeat #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesallwinner,pipelineclocksstatusethernet0device_typeregclock-latencyoperating-points#cooling-cellscooling-min-levelcooling-max-levelcpu-supplylinux,phandlepolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresis#clock-cellsclock-frequencyclock-output-names#reset-cellsinterrupts#dma-cellsclock-namesdmasdma-namespinctrl-namespinctrl-0phyvmmc-supplybus-widthcd-gpioscd-inverted#phy-cellsreg-namesresetsreset-namesusb1_vbus-supplyusb2_vbus-supplyphysphy-namestarget-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsallwinner,pinsallwinner,functionallwinner,driveallwinner,pull#pwm-cells#thermal-sensor-cellsreg-shiftreg-io-widthx-powers,dcdc-freqregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpiolabellinux,default-trigger