Π ών‡8p(8Qualcomm IPQ8064/AP148 !qcom,ipq8064-ap148qcom,ipq8064,chosenaliasesmemory=memoryIcpuscpu@0 !qcom,kraitMqcom,kpss-acc-v1=cpuI[lucpu@1 !qcom,kraitMqcom,kpss-acc-v1=cpuI[lul2-cache!cache~Šcpu-pmu!qcom,krait-pmu ˜ reserved-memory£nss@40000000I@ͺsmem@41000000IA ͺrsvd@41200000IA 0ͺsoc£ !simple-buspinmux@800000!qcom,ipq8064-pinctrlI€@±ΑΝβ ˜Š  i2c4_pinmuxσgpio12gpio13ψgsbi4Šspi_pinsŠ  muxσgpio18gpio19gpio21ψgsbi5 interrupt-controller@2000000!qcom,msm-qgic2ΝβI Štimer@200a000!qcom,kpss-timerqcom,msm-timer$˜I '}x@€7clock-controller@2088000!qcom,kpss-acc-v1I€€Šclock-controller@2098000!qcom,kpss-acc-v1I €€Šregulator@2089000 !qcom,saw2IBŠregulator@2099000 !qcom,saw2I BŠgsbi@12480000!qcom,gsbi-v1.0.0IHL€Siface£ _disabledserial@12490000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmIIH ˜ΓL—€ Scoreiface _disabledi2c@124a0000!qcom,i2c-qup-v1.1.1IJ ˜ΔL‰€ Scoreiface _disabledgsbi@16300000!qcom,gsbi-v1.0.0I0L‚Siface£_okfserial@16340000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmI40 ˜˜L›‚ Scoreiface_oki2c@16380000!qcom,i2c-qup-v1.1.1I8 ˜™L‚ Scoreiface_ok' @pzdefaultgsbi@1a200000!qcom,gsbi-v1.0.0I LƒSiface£_okfserial@1a240000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmI$  ˜šLƒ Scoreiface _disabledi2c@1a280000!qcom,i2c-qup-v1.1.1I( ˜›Lƒ Scoreiface _disabledspi@1a280000!qcom,spi-qup-v1.1.1I( ˜›Lƒ Scoreiface_okˆϊπ€p zdefault š m25p80@0 !s25fl256s1ˆϊπ€Ipartition@0£rootfsIpartition@1£scratchIsata-phy@1b400000!qcom,ipq806x-sata-phyI@L»Scfg©_okŠ  sata@29000000!qcom,ipq806x-ahcigeneric-ahciI)€ ˜Ρ(L2΅Ί·Έ$Sslave_faceifacecorerxoobpmalive΄·ΈΔυαυαΩ  ήsata-phy_okqcom,ssbi@500000 !qcom,ssbiIP θpmic-arbiterclock-controller@900000!qcom,gcc-ipq8064I@ύ Š #address-cells#size-cellsmodelcompatibleinterrupt-parentdevice_typeregenable-methodnext-level-cacheqcom,accqcom,sawcache-levellinux,phandleinterruptsrangesno-mapgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctionbias-disabledrive-strengthbias-noneclock-frequencycpu-offsetregulatorclocksclock-namesstatusqcom,modepinctrl-0pinctrl-namesspi-max-frequencycs-gpioslabel#phy-cellsassigned-clocksassigned-clock-ratesphysphy-namesqcom,controller-type#clock-cells#reset-cells