$8$( -compulab,omap3-cm-t3730ti,omap36xxti,omap3 +7CompuLab CM-T3730chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8lcpux|cpus 'O 57pmu@54000000arm,cortex-a8-pmuxTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busxh +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-busx + pinmux@30 ti,omap3-padconfpinctrl-singlex08+ )pinmux_uart3_pinsFnpZ`pinmux_mmc1_pins0FZ`pinmux_green_led_pinsFZ`pinmux_dss_dpi_pins_commonFZ`pinmux_dss_dpi_pins_cm_t35x0Fpinmux_ads7846_pinsFZ`pinmux_mcspi1_pins FZ`pinmux_i2c1_pinsFZ`pinmux_mcbsp2_pins F Z`pinmux_smsc1_pinsFjZ`pinmux_hsusb0_pins`Frtvxz|~Z`pinmux_twl4030_pinsFAZ`pinmux_mmc2_pins0F(*,.02Z`pinmux_wl12xx_gpioF4Z`scm_conf@270sysconsimple-busxp0+ p0Z`pbias_regulator@2b0ti,pbias-omap3ti,pbias-omapxhpbias_mmc_omap2430opbias_mmc_omap2430~w@-Z`clocks+mcbsp5_mux_fck@68ti,composite-mux-clock|xhZ`mcbsp5_fckti,composite-clock|Z`mcbsp1_mux_fck@4ti,composite-mux-clock|xZ ` mcbsp1_fckti,composite-clock| Z`mcbsp2_mux_fck@4ti,composite-mux-clock| xZ ` mcbsp2_fckti,composite-clock| Z`mcbsp3_mux_fck@68ti,composite-mux-clock| xhZ`mcbsp3_fckti,composite-clock|Z`mcbsp4_mux_fck@68ti,composite-mux-clock| xhZ`mcbsp4_fckti,composite-clock|Z`clockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlex \+ )pinmux_twl4030_vpins FZ`pinmux_dss_dpi_pins_cm_t37300F Z`aes@480c5000 ti,omap3-aesaesxH PPABtxrxprm@48306000 ti,omap3-prmxH0`@ clocks+virt_16_8m_ck fixed-clockYZ`osc_sys_ck@d40 ti,mux-clock|x @Z`sys_ck@1270ti,divider-clock|xpZ`sys_clkout1@d70ti,gate-clock|x pdpll3_x2_ckfixed-factor-clock| dpll3_m2x2_ckfixed-factor-clock| Z`dpll4_x2_ckfixed-factor-clock| corex2_fckfixed-factor-clock| Z`wkup_l4_ickfixed-factor-clock| ZN`Ncorex2_d3_fckfixed-factor-clock| Z`corex2_d5_fckfixed-factor-clock| Z`clockdomainscm@48004000 ti,omap3-cmxH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockZ@`@virt_12m_ck fixed-clockZ`virt_13m_ck fixed-clock]@Z`virt_19200000_ck fixed-clock$Z`virt_26000000_ck fixed-clockZ`virt_38_4m_ck fixed-clockIZ`dpll4_ck@d00ti,omap3-dpll-per-j-type-clock|x D 0Z`dpll4_m2_ck@d48ti,divider-clock|?x HZ ` dpll4_m2x2_mul_ckfixed-factor-clock|  Z!`!dpll4_m2x2_ck@d00ti,hsdiv-gate-clock|!x Z"`"omap_96m_alwon_fckfixed-factor-clock|" Z)`)dpll3_ck@d00ti,omap3-dpll-core-clock|x @ 0Z`dpll3_m3_ck@1140ti,divider-clock|x@Z#`#dpll3_m3x2_mul_ckfixed-factor-clock|# Z$`$dpll3_m3x2_ck@d00ti,hsdiv-gate-clock|$ x Z%`%emu_core_alwon_ckfixed-factor-clock|% Zb`bsys_altclk fixed-clockZ.`.mcbsp_clks fixed-clockZ`dpll3_m2_ck@d40ti,divider-clock|x @Z`core_ckfixed-factor-clock| Z&`&dpll1_fck@940ti,divider-clock|&x @Z'`'dpll1_ck@904ti,omap3-dpll-clock|'x  $ @ 4Z`dpll1_x2_ckfixed-factor-clock| Z(`(dpll1_x2m2_ck@944ti,divider-clock|(x DZ<`<cm_96m_fckfixed-factor-clock|) Z*`*omap_96m_fck@d40 ti,mux-clock|*x @ZE`Edpll4_m3_ck@e40ti,divider-clock| x@Z+`+dpll4_m3x2_mul_ckfixed-factor-clock|+ Z,`,dpll4_m3x2_ck@d00ti,hsdiv-gate-clock|,x Z-`-omap_54m_fck@d40 ti,mux-clock|-.x @Z8`8cm_96m_d2_fckfixed-factor-clock|* Z/`/omap_48m_fck@d40 ti,mux-clock|/.x @Z0`0omap_12m_fckfixed-factor-clock|0 ZG`Gdpll4_m4_ck@e40ti,divider-clock| x@Z1`1dpll4_m4x2_mul_ckti,fixed-factor-clock|14BOZ2`2dpll4_m4x2_ck@d00ti,gate-clock|2x OZ`dpll4_m5_ck@f40ti,divider-clock|?x@Z3`3dpll4_m5x2_mul_ckti,fixed-factor-clock|34BOZ4`4dpll4_m5x2_ck@d00ti,hsdiv-gate-clock|4x OZj`jdpll4_m6_ck@1140ti,divider-clock|?x@Z5`5dpll4_m6x2_mul_ckfixed-factor-clock|5 Z6`6dpll4_m6x2_ck@d00ti,hsdiv-gate-clock|6x Z7`7emu_per_alwon_ckfixed-factor-clock|7 Zc`cclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock|&x pZ9`9clkout2_src_mux_ck@d70ti,composite-mux-clock|&*8x pZ:`:clkout2_src_ckti,composite-clock|9:Z;`;sys_clkout2@d70ti,divider-clock|;@x pbmpu_ckfixed-factor-clock|< Z=`=arm_fck@924ti,divider-clock|=x $emu_mpu_alwon_ckfixed-factor-clock|= Zd`dl3_ick@a40ti,divider-clock|&x @Z>`>l4_ick@a40ti,divider-clock|>x @Z?`?rm_ick@c40ti,divider-clock|?x @gpt10_gate_fck@a00ti,composite-gate-clock| x ZA`Agpt10_mux_fck@a40ti,composite-mux-clock|@x @ZB`Bgpt10_fckti,composite-clock|ABgpt11_gate_fck@a00ti,composite-gate-clock| x ZC`Cgpt11_mux_fck@a40ti,composite-mux-clock|@x @ZD`Dgpt11_fckti,composite-clock|CDcore_96m_fckfixed-factor-clock|E Z`mmchs2_fck@a00ti,wait-gate-clock|x Z`mmchs1_fck@a00ti,wait-gate-clock|x Z`i2c3_fck@a00ti,wait-gate-clock|x Z`i2c2_fck@a00ti,wait-gate-clock|x Z`i2c1_fck@a00ti,wait-gate-clock|x Z`mcbsp5_gate_fck@a00ti,composite-gate-clock| x Z`mcbsp1_gate_fck@a00ti,composite-gate-clock| x Z ` core_48m_fckfixed-factor-clock|0 ZF`Fmcspi4_fck@a00ti,wait-gate-clock|Fx Z`mcspi3_fck@a00ti,wait-gate-clock|Fx Z`mcspi2_fck@a00ti,wait-gate-clock|Fx Z`mcspi1_fck@a00ti,wait-gate-clock|Fx Z`uart2_fck@a00ti,wait-gate-clock|Fx Z`uart1_fck@a00ti,wait-gate-clock|Fx  Z`core_12m_fckfixed-factor-clock|G ZH`Hhdq_fck@a00ti,wait-gate-clock|Hx Z`core_l3_ickfixed-factor-clock|> ZI`Isdrc_ick@a10ti,wait-gate-clock|Ix Z`gpmc_fckfixed-factor-clock|I core_l4_ickfixed-factor-clock|? ZJ`Jmmchs2_ick@a10ti,omap3-interface-clock|Jx Z`mmchs1_ick@a10ti,omap3-interface-clock|Jx Z`hdq_ick@a10ti,omap3-interface-clock|Jx Z`mcspi4_ick@a10ti,omap3-interface-clock|Jx Z`mcspi3_ick@a10ti,omap3-interface-clock|Jx Z`mcspi2_ick@a10ti,omap3-interface-clock|Jx Z`mcspi1_ick@a10ti,omap3-interface-clock|Jx Z`i2c3_ick@a10ti,omap3-interface-clock|Jx Z`i2c2_ick@a10ti,omap3-interface-clock|Jx Z`i2c1_ick@a10ti,omap3-interface-clock|Jx Z`uart2_ick@a10ti,omap3-interface-clock|Jx Z`uart1_ick@a10ti,omap3-interface-clock|Jx  Z`gpt11_ick@a10ti,omap3-interface-clock|Jx  Z`gpt10_ick@a10ti,omap3-interface-clock|Jx  Z`mcbsp5_ick@a10ti,omap3-interface-clock|Jx  Z`mcbsp1_ick@a10ti,omap3-interface-clock|Jx  Z`omapctrl_ick@a10ti,omap3-interface-clock|Jx Z`dss_tv_fck@e00ti,gate-clock|8xZ`dss_96m_fck@e00ti,gate-clock|ExZ`dss2_alwon_fck@e00ti,gate-clock|xZ`dummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock|x ZK`Kgpt1_mux_fck@c40ti,composite-mux-clock|@x @ZL`Lgpt1_fckti,composite-clock|KLaes2_ick@a10ti,omap3-interface-clock|Jx Z`wkup_32k_fckfixed-factor-clock|@ ZM`Mgpio1_dbck@c00ti,gate-clock|Mx Z`sha12_ick@a10ti,omap3-interface-clock|Jx Z`wdt2_fck@c00ti,wait-gate-clock|Mx Z`wdt2_ick@c10ti,omap3-interface-clock|Nx Z`wdt1_ick@c10ti,omap3-interface-clock|Nx Z`gpio1_ick@c10ti,omap3-interface-clock|Nx Z`omap_32ksync_ick@c10ti,omap3-interface-clock|Nx Z`gpt12_ick@c10ti,omap3-interface-clock|Nx Z`gpt1_ick@c10ti,omap3-interface-clock|Nx Z`per_96m_fckfixed-factor-clock|) Z ` per_48m_fckfixed-factor-clock|0 ZO`Ouart3_fck@1000ti,wait-gate-clock|Ox Z`gpt2_gate_fck@1000ti,composite-gate-clock|xZP`Pgpt2_mux_fck@1040ti,composite-mux-clock|@x@ZQ`Qgpt2_fckti,composite-clock|PQgpt3_gate_fck@1000ti,composite-gate-clock|xZR`Rgpt3_mux_fck@1040ti,composite-mux-clock|@x@ZS`Sgpt3_fckti,composite-clock|RSgpt4_gate_fck@1000ti,composite-gate-clock|xZT`Tgpt4_mux_fck@1040ti,composite-mux-clock|@x@ZU`Ugpt4_fckti,composite-clock|TUgpt5_gate_fck@1000ti,composite-gate-clock|xZV`Vgpt5_mux_fck@1040ti,composite-mux-clock|@x@ZW`Wgpt5_fckti,composite-clock|VWgpt6_gate_fck@1000ti,composite-gate-clock|xZX`Xgpt6_mux_fck@1040ti,composite-mux-clock|@x@ZY`Ygpt6_fckti,composite-clock|XYgpt7_gate_fck@1000ti,composite-gate-clock|xZZ`Zgpt7_mux_fck@1040ti,composite-mux-clock|@x@Z[`[gpt7_fckti,composite-clock|Z[gpt8_gate_fck@1000ti,composite-gate-clock| xZ\`\gpt8_mux_fck@1040ti,composite-mux-clock|@x@Z]`]gpt8_fckti,composite-clock|\]gpt9_gate_fck@1000ti,composite-gate-clock| xZ^`^gpt9_mux_fck@1040ti,composite-mux-clock|@x@Z_`_gpt9_fckti,composite-clock|^_per_32k_alwon_fckfixed-factor-clock|@ Z```gpio6_dbck@1000ti,gate-clock|`xZ`gpio5_dbck@1000ti,gate-clock|`xZ`gpio4_dbck@1000ti,gate-clock|`xZ`gpio3_dbck@1000ti,gate-clock|`xZ`gpio2_dbck@1000ti,gate-clock|`x Z`wdt3_fck@1000ti,wait-gate-clock|`x Z`per_l4_ickfixed-factor-clock|? Za`agpio6_ick@1010ti,omap3-interface-clock|axZ`gpio5_ick@1010ti,omap3-interface-clock|axZ`gpio4_ick@1010ti,omap3-interface-clock|axZ`gpio3_ick@1010ti,omap3-interface-clock|axZ`gpio2_ick@1010ti,omap3-interface-clock|ax Z`wdt3_ick@1010ti,omap3-interface-clock|ax Z`uart3_ick@1010ti,omap3-interface-clock|ax Z`uart4_ick@1010ti,omap3-interface-clock|axZ`gpt9_ick@1010ti,omap3-interface-clock|ax Z`gpt8_ick@1010ti,omap3-interface-clock|ax Z`gpt7_ick@1010ti,omap3-interface-clock|axZ`gpt6_ick@1010ti,omap3-interface-clock|axZ`gpt5_ick@1010ti,omap3-interface-clock|axZ`gpt4_ick@1010ti,omap3-interface-clock|axZ`gpt3_ick@1010ti,omap3-interface-clock|axZ`gpt2_ick@1010ti,omap3-interface-clock|axZ`mcbsp2_ick@1010ti,omap3-interface-clock|axZ`mcbsp3_ick@1010ti,omap3-interface-clock|axZ`mcbsp4_ick@1010ti,omap3-interface-clock|axZ`mcbsp2_gate_fck@1000ti,composite-gate-clock|xZ ` mcbsp3_gate_fck@1000ti,composite-gate-clock|xZ`mcbsp4_gate_fck@1000ti,composite-gate-clock|xZ`emu_src_mux_ck@1140 ti,mux-clock|bcdx@Ze`eemu_src_ckti,clkdm-gate-clock|eZf`fpclk_fck@1140ti,divider-clock|fx@pclkx2_fck@1140ti,divider-clock|fx@atclk_fck@1140ti,divider-clock|fx@traceclk_src_fck@1140 ti,mux-clock|bcdx@Zg`gtraceclk_fck@1140ti,divider-clock|g x@secure_32k_fck fixed-clockZh`hgpt12_fckfixed-factor-clock|h wdt1_fckfixed-factor-clock|h security_l4_ick2fixed-factor-clock|? Zi`iaes1_ick@a14ti,omap3-interface-clock|ix rng_ick@a14ti,omap3-interface-clock|ix sha11_ick@a14ti,omap3-interface-clock|ix des1_ick@a14ti,omap3-interface-clock|ix cam_mclk@f00ti,gate-clock|jxOcam_ick@f10!ti,omap3-no-wait-interface-clock|?xZ`csi2_96m_fck@f00ti,gate-clock|xZ`security_l3_ickfixed-factor-clock|> Zk`kpka_ick@a14ti,omap3-interface-clock|kx icr_ick@a10ti,omap3-interface-clock|Jx des2_ick@a10ti,omap3-interface-clock|Jx mspro_ick@a10ti,omap3-interface-clock|Jx mailboxes_ick@a10ti,omap3-interface-clock|Jx ssi_l4_ickfixed-factor-clock|? Zr`rsr1_fck@c00ti,wait-gate-clock|x sr2_fck@c00ti,wait-gate-clock|x sr_l4_ickfixed-factor-clock|? dpll2_fck@40ti,divider-clock|&x@Zl`ldpll2_ck@4ti,omap3-dpll-clock|lx$@4xZm`mdpll2_m2_ck@44ti,divider-clock|mxDZn`niva2_ck@0ti,wait-gate-clock|nxZ`modem_fck@a00ti,omap3-interface-clock|x Z`sad2d_ick@a10ti,omap3-interface-clock|>x Z`mad2d_ick@a18ti,omap3-interface-clock|>x Z`mspro_fck@a00ti,wait-gate-clock|x ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock|x Zo`ossi_ssr_div_fck_3430es2@a40ti,composite-divider-clock|x @$Zp`pssi_ssr_fck_3430es2ti,composite-clock|opZq`qssi_sst_fck_3430es2fixed-factor-clock|q Z ` hsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clock|Ix Z`ssi_ick_3430es2@a10ti,omap3-ssi-interface-clock|rx Z ` usim_gate_fck@c00ti,composite-gate-clock|E x Z}`}sys_d2_ckfixed-factor-clock| Zt`tomap_96m_d2_fckfixed-factor-clock|E Zu`uomap_96m_d4_fckfixed-factor-clock|E Zv`vomap_96m_d8_fckfixed-factor-clock|E Zw`womap_96m_d10_fckfixed-factor-clock|E  Zx`xdpll5_m2_d4_ckfixed-factor-clock|s Zy`ydpll5_m2_d8_ckfixed-factor-clock|s Zz`zdpll5_m2_d16_ckfixed-factor-clock|s Z{`{dpll5_m2_d20_ckfixed-factor-clock|s Z|`|usim_mux_fck@c40ti,composite-mux-clock(|tuvwxyz{|x @Z~`~usim_fckti,composite-clock|}~usim_ick@c10ti,omap3-interface-clock|Nx  Z`dpll5_ck@d04ti,omap3-dpll-clock|x  $ L 4xZ`dpll5_m2_ck@d50ti,divider-clock|x PZs`ssgx_gate_fck@b00ti,composite-gate-clock|&x Z`core_d3_ckfixed-factor-clock|& Z`core_d4_ckfixed-factor-clock|& Z`core_d6_ckfixed-factor-clock|& Z`omap_192m_alwon_fckfixed-factor-clock|" Z`core_d2_ckfixed-factor-clock|& Z`sgx_mux_fck@b40ti,composite-mux-clock |*x @Z`sgx_fckti,composite-clock|sgx_ick@b10ti,wait-gate-clock|>x Z`cpefuse_fck@a08ti,gate-clock|x Z`ts_fck@a08ti,gate-clock|@x Z`usbtll_fck@a08ti,wait-gate-clock|sx Z`usbtll_ick@a18ti,omap3-interface-clock|Jx Z`mmchs3_ick@a10ti,omap3-interface-clock|Jx Z`mmchs3_fck@a00ti,wait-gate-clock|x Z`dss1_alwon_fck_3430es2@e00ti,dss-gate-clock|xOZ`dss_ick_3430es2@e10ti,omap3-dss-interface-clock|?xZ`usbhost_120m_fck@1400ti,gate-clock|sxZ`usbhost_48m_fck@1400ti,dss-gate-clock|0xZ`usbhost_ick@1410ti,omap3-dss-interface-clock|?xZ`uart4_fck@1000ti,wait-gate-clock|OxZ`clockdomainscore_l3_clkdmti,clockdomain|dpll3_clkdmti,clockdomain|dpll1_clkdmti,clockdomain|per_clkdmti,clockdomainl|emu_clkdmti,clockdomain|fdpll4_clkdmti,clockdomain|wkup_clkdmti,clockdomain$|dss_clkdmti,clockdomain|core_l4_clkdmti,clockdomain|cam_clkdmti,clockdomain|iva2_clkdmti,clockdomain|dpll2_clkdmti,clockdomain|md2d_clkdmti,clockdomain |dpll5_clkdmti,clockdomain|sgx_clkdmti,clockdomain|usbhost_clkdmti,clockdomain |counter@48320000ti,omap-counter32kxH2  counter_32kinterrupt-controller@48200000ti,omap3-intcxH Z`dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaxH`  `Z`gpio@48310000ti,omap3-gpioxH1gpio1gpio@49050000ti,omap3-gpioxIgpio2Z`gpio@49052000ti,omap3-gpioxI gpio3Z`gpio@49054000ti,omap3-gpioxI@ gpio4gpio@49056000ti,omap3-gpioxI`!gpio5Z`gpio@49058000ti,omap3-gpioxI"gpio6Z`serial@4806a000ti,omap3-uartxH H12txrxuart1lserial@4806c000ti,omap3-uartxHI34txrxuart2lserial@49020000ti,omap3-uartxIJ56txrxuart3ldefault'i2c@48070000 ti,omap3-i2cxH8txrx+i2c1default'at24@50 atmel,24c021xPtwl@48xH  ti,twl4030default'audioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci :H Tvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2Z`regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1~ ' Z`regulator-vdacti,twl4030-vdac~w@w@Z`regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1~:0Z`regulator-vmmc2ti,twl4030-vmmc2~:0regulator-vusb1v5ti,twl4030-vusb1v5Z`regulator-vusb1v8ti,twl4030-vusb1v8Z`regulator-vusb3v1ti,twl4030-vusb3v1Z`regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2~w@w@regulator-vsimti,twl4030-vsim~w@-gpioti,twl4030-gpioeqZ`twl4030-usbti,twl4030-usb |Z`pwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad$0iglj. madcti,twl4030-madcZ`i2c@48072000 ti,omap3-i2cxH 9txrx+i2c2i2c@48060000 ti,omap3-i2cxH=txrx+i2c3mailbox@48094000ti,omap3-mailboxmailboxxH @%dsp 7 Bspi@48098000ti,omap2-mcspixH A+mcspi1M@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3default'ads7846@0default' ti,ads7846[xf`  x spi@4809a000ti,omap2-mcspixH B+mcspi2M +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspixH [+mcspi3M tx0rx0tx1rx1spi@480ba000ti,omap2-mcspixH 0+mcspi4MFGtx0rx01w@480b2000 ti,omap3-1wxH :hdq1wmmc@4809c000ti,omap3-hsmmcxH Smmc1=>txrxdefault'!+mmc@480b4000ti,omap3-hsmmcxH @Vmmc2/0txrxdefault'+7G!U+wlcore@2 ti,wl1271x hImmc@480ad000ti,omap3-hsmmcxH ^mmc3MNtxrx |disabledmmu@480bd400ti,omap2-iommuxH mmu_ispZ ` mmu@5d000000ti,omap2-iommux]mmu_iva |disabledwdt@48314000 ti,omap3-wdtxH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspxH@mpu ;< commontxrxmcbsp1 txrx|fck |disabledmcbsp@49022000ti,omap3-mcbspxI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrx|fckick|okdefault'Z`mcbsp@49024000ti,omap3-mcbspxI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrx|fckick |disabledmcbsp@49026000ti,omap3-mcbspxI`mpu 67 commontxrxmcbsp4txrx|fck |disabledmcbsp@48096000ti,omap3-mcbspxH `mpu QR commontxrxmcbsp5txrx|fck |disabledsham@480c3000ti,omap3-shamshamxH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_corexH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaxH timer@48318000ti,omap3430-timerxH1%timer1timer@49032000ti,omap3430-timerxI &timer2timer@49034000ti,omap3430-timerxI@'timer3timer@49036000ti,omap3430-timerxI`(timer4timer@49038000ti,omap3430-timerxI)timer5timer@4903a000ti,omap3430-timerxI*timer6timer@4903c000ti,omap3430-timerxI+timer7timer@4903e000ti,omap3430-timerxI,timer8timer@49040000ti,omap3430-timerxI-timer9timer@48086000ti,omap3430-timerxH`.timer10timer@48088000ti,omap3430-timerxH/timer11timer@48304000ti,omap3430-timerxH0@_timer12usbhstll@48062000 ti,usbhs-tllxH N usb_tll_hsusbhshost@48064000ti,usbhs-hostxH@ usb_host_hs+ ehci-phy  ehci-phyohci@48064400ti,ohci-omap3xHD Lehci@48064800 ti,ehci-omapxHH Mgpmc@6e000000ti,omap3430-gpmcgpmcxnrxtx)+ ,Z`nand@0,0ti,omap2-nand x ;J\swlzxxxxZZ 'H6<PxaxrZ+partition@0xloaderxpartition@0x80000ubootxpartition@0x260000uboot environmentx&partition@0x2a0000linuxx*@partition@0x6a0000rootfsxjethernet@gpmcsmsc,lan9221smsc,lan9115Jlz(--Pa'x K6Kr'7ERdefault'  xusb_otg_hs@480ab000ti,omap3-musbxH \]mcdma usb_otg_hshs{ default' usb2-phy2dss@48050000 ti,omap3-dssxH|ok dss_core|fck+default'dispc@48050400ti,omap3-dispcxH dss_dispc|fckencoder@4804fc00 ti,omap3-dsixHH@H protophypll |disabled dss_dsi1| fcksys_clkencoder@48050800ti,omap3-rfbixH |disabled dss_rfbi|fckickencoder@48050c00ti,omap3-vencxH |ok dss_venc|fcktv_dac_clkportendpoint Z`ssi-controller@48058000 ti,omap3-ssissi|okxHHsysgddGgdd_mpu+ |q   ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portxHHtxrx CDssi-port@4805b000ti,omap3-ssi-portxHHtxrx EFserial@49042000ti,omap3-uartxI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 oabb_mpu_iva+xH0rH0hbase-addressint-address|` sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singlexH%\+ )isp@480bc000 ti,omap3-ispxH H   h ports+bandgap@48002524xH%$ti,omap36xx-bandgap ,Z ` thermal-zonescpu_thermal B X fN  s memory@80000000lmemoryxleds gpio-ledsdefault'ledb cm-t3x:green  heartbeathsusb1_power_regregulator-fixed ohsusb1_vbus~2Z2Z pZ`hsusb2_power_regregulator-fixed ohsusb2_vbus~2Z2Z pZ`hsusb1_phyusb-nop-xceiv[ Z`hsusb2_phyusb-nop-xceiv[ Z`ads7846-regregulator-fixed oads7846-reg~2Z2ZZ`connectorsvideo-connectortvportendpointZ ` soundti,omap-twl4030 cm-t35 regulator-vddvarioregulator-fixed ovddvario Z`regulator-vdd33aregulator-fixedovdd33a Z`wl12xx_vmmc2regulator-fixedovw1271default'~w@w@   N  Z`wl12xx_vaux2regulator-fixedovwl1271_vaux2~w@w@ Z` compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0pagesizebci3v1-supplyio-channelsio-channel-namesti,use-ledsti,pullupsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repwakeup-sourceti,dual-voltpbias-supplybus-widthvmmc-supplyvmmc_aux-supplynon-removablecap-power-off-cardref-clock-frequencystatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport1-modeport2-modephysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,page-burst-access-nsgpmc,access-nsgpmc,cycle2cycle-delay-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,bus-turnaround-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellspolling-delay-passivepolling-delaycoefficientsthermal-sensorsgpioslinux,default-triggerstartup-delay-usreset-gpiosti,modelti,mcbspregulator-always-onenable-active-highvin-supply